

10.2 inch E-paper Display Series GDEQ102T90







Product Specifications





Customer	Standard
Description	10.2" E-PAPER DISPLAY
Model Name	GDEQ102 T 90
Date	2022/0 5/31
Revision	1.0

Design Engineering				
Approval	Check	Design		
宝刘 印玉	燕修印凤	之刘印昭		

Zhongnan Building, No.18, Zhonghua West ST, Ganjingzi DST, Dalian, CHINA

Tel: +86-411-84619565

Email: info@good-display.com

Website: www.good-display.com

Table of Contents

1.	General Description	5
	1.1 Overview	5
	1.2 Feature	5
	1.3 Mechanical Specification	5
	1.4 Mechanical Drawing of EPD module	6
	1.5 Module Interface	7
	1.6 Matched Development Kit	8
2.	Environmental	9
	2.1 Handling, Safety and Environmental Requirements	9
	2.2 Reliability test	11
	2.3 Outgoing Quality Control Specifications	12
	2.4 Inspection Standard	13
3.	Electrical Characteristics	18
	3.1 Absolute maximum rating	18
	3.2 DC Characteristics	18
	3.3 Panel DC Characteristics	19
	3.4 Optical Specification	19
	3.5 AC Electrical Characteristics	20
	3.6 Functional Specification and Application Circuit	21
	3.7 Commend Table	23
	3.8 MCU Interface	35
4.	Precautions	39

Version	Content	Date	Producer
1.0	New release	2022/05/31	
			1
	C		
		\mathcal{O}	

1. General Description

1.1 Overview

GDEQ102T90 is a reflective electrophoretic display module on an active matrix TFT substrate, The diagonal length of the active area is 10.2 " and contains 960 x 640 pixels. The panel is capable of displaying 1-bit black and white images depending on the associated lookup table used. The circuitry on the panel includes an integrated gate and source driver, timing controller, oscillator, DC-DC boost circuit, and memory to store the frame buffer and lookup tables, and additional circuitry to control VCOM and border settings.

1.2 Features

- Ultra wide viewing angle
- Ultra low power consumption
- I2C Signal Master Interface to read external temperature sensor.
- On chip display RAM
- Interface:4-Wire SPI or 3-Wire SPI
- Wide range of operating temperature: 0 to 50
- Wide range of storage temperature: -25 to 60
- High reflectance and contrast TFT electrophoretic.

NO.	ITEM	SPECIFICATION	UNIT
1	TFT Area	224(H)×157(V)	mm
2	Screen Size	10.2	Inch
3	Active Area	215.52(H) ×143.68(V)	mm
4	Pixel Pitch	0.2245×0.2245	mm
5	Pixels Per Inch	113	-
6	Outline Dimension	224 x 197 x 0.926	mm
7	Resolution	960(V) ×640(H)	-
8	Pixel Configuration	Square	-
9	Driver IC	SSD1677	-
10	Module Weight	63.3±10%	gram

1.3 Mechanical Specifications

1.4 Mechanical Drawing of EPD module



1.5 Module Interface

PIN NO.	PIN NAME	DESCRIPTION
1	NC	No Connection
2	GDR	This pin is N-Channel MOSFET gate drive control pin.
3	RESE	Current Sense Input for the control loop
4	NC	No Connection
5	VSH2	This pin is Positive Source driving voltage, VSH2 connect a stabilizing capacitor between VSH2 and VSS in the application circuit.
6	NC	No Connection
7	NC	No Connection
8	BS1	This pin is for selecting 3-wire(H active) or 4-wire(L active) SPI interface.
9	BUSY	This pin indicates the driver status. BUSY= "0" : Driver is busy, data/VCOM is transforming. BUSY= "1" : non-busy. Host side can send command/data to driver.
10	RES#	This pin is reset signal input (Active Low).
11	D/C#	This pin is Data/Command control pin connecting to the MCU
12	CS#	This pin is the chip select input connecting to the MCU.
13	SCL	This pin is serial clock pin for interface.
14	SDA	This pin is serial data pin for interface.
15	VDDIO	Power input pin for the Interface. Connect to VCI in the application circuit.
16	VCI	Power input pin for the chip.
17	VSS	Ground
18	VDD	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS under all circumstances
19	VPP	Power Supply for OTP Programming.
20	VSH1	This pin is Positive Source driving voltage, VSH1 Connect a stabilizing capacitor between VSH1 and VSS in the application circuit.
21	VGH	This pin is Positive Gate driving voltage. Connect a stabilizing capacitor between VGH and VSS in the application circuit.
22	VSL	This pin is Negative Source driving voltage. Connect a stabilizing capacitor between VSL and VSS in the application circuit.
23	VGL	This pin is Negative Gate driving voltage. Connect a stabilizing capacitor between VGL and VSS in the application circuit.
24	VCOM	This pins is VCOM driving voltage Connect a stabilizing capacitor between VCOM and VSS in the application circuit.

1.6 Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh black-white Epaper Display and three-color (black, white and red/Yellow) Good Display 's Epaper Display. And it is also added the functions of USB serial port, Raspberry Pi and LED indicator light ect.

DESPI Development Kit consists of the development board and the pinboard. More details about the Development Kit, please click to the following link:

https://www.good-display.com/product/219.html

2. Environmental

2.1 HANDLING, SAFETY AND ENVIROMENTAL REQUIREMENTS

WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged.

Moreover the display is sensitive to static electricity and other rough environmental conditions.

Mounting Precautions

(1) It's recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module.

(2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.

- (3) You should adopt radiation structure to satisfy the temperature specification.
- (4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter causes circuit break by electro-chemical reaction.
- (5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)
- (6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.
- (7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and dose not form part of the specification.

Product Environmental certification

ROHS

REMARK

All The specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any Post-assembled operation.

2.2 Reliability test

NO	Test items	Test condition	QUANTITY
1	Low-Temperature Storage	T = -25 $^\circ\!\!\!\!^{\rm C}$, low temperature film T= -30 $^\circ\!\!\!\!^{\rm C}$; White screen state, for 240h.	5pcs
2	Low-Temperature Operation	T = 0°C, 240 h; Put the product into the experimental procedure, run it in the temperature box, and check it every 24 hours.	5pcs
3	High-Temperature Operation	T = 50° C, RH = 35° , 240 h; Put the product into the experimental procedure, run it in the temperature box, and check it every 24 hours.	5pcs
4	High-Temperature Storage	T=60°C, RH=35%; White screen state, for 240h.	5pcs
5	Temperature Cycle	1 cycle:[-25°C 30min]→[+60 °C 30 min]; 100 cycles.	5pcs
6	High-Temperature/ High- humidity Storage	T=60°C, RH=90%; White screen state, for 240h.	5pcs
7	UV exposure Resistance	765W/mfðr 168hrs,T = 50°C, RH=35%;	5pcs
8	ESD Contact discharge	±200V, Test 5 point; Each point discharge 10 times. Time interval is not less than 1 second.	5pcs

ESD test location



Test and measurement conditions

After the end of the experiment, the sample was taken out of the temperature chamber, and stood at room temperature for 1h, and then the sample was inspected for appearance, function and optical inspection.

Criteria for qualification (pass the test if all qualified) :

(1) The product can be normal refresh.

(2) There are no new point defects or line defects in the display screen.

(3) No discoloration, blurred handwriting and barcode can be read on the complex screen.

2.3 Outgoing Quality Control Specifications

2.3.1 Sampling Method

(1)GB/T2828.1, inspection level, normal inspection, single sample inspection

(2)AQL:Major 0.65; Minor 1.0

2.3.2 Inspection Conditions

The environmental conditions for test and measurement are performed as follows.

Temperature:23±3C

Humidity:55±15%R.H

Inspection of illuminance:800~1200Lux

Inspection time:signal face 5S-10S

Distance between the Panel & Eyes:30±10cm

Viewing angle from the vertical in each direction: ±45°

(See the sketch below)



2.3.3 Quality Assurance Zones

В	Zone	
	AZone	

Zone A : Active Area Zone B:Black Frame Area Zone C:Outside Black Frame Area

2.4 Inspection Standard

Defects Definition of &L&W (Unit:mm)

2.4.1 Dot defects:



2.4.2 Line defect:



2.4.3 Small bubble aggregation and large bubble definition:



2.4.4 TFT warpage:



Appearance Defects

NO.	ITEM	CRITERIA	Acceptable range	Method	Defect level	Area
	3.5inches below Dot	D ≦0.25mm	Ignore			
	defects (Black or	0.25 mm < D ≤ 0.4 mm, Distance ≥ 5 mm	$N \leq 4$	Film	Minor	Zone
	White spot, Dirty spot, Foreign matter, Bubble)	D>0.4 mm	N=0	Card		A
	3.5~7.5inches	D ≦0.25mm	Ignore			
	(Black or	0.25mm < D ≤ 0.4 mm, Distance≥5mm	N≦4			_
1	White spot, Dirty spot,	0.4mm < D ≤ 0.5 mm, Distance≥5mm (Black and white module)	N≦1	Card	Minor	Zone A
	Foreign matter, Bubble)	D>0.4 mm, D>0.5 mm(Black and white module)	N=0			
	7.5inches above Dot	D≦0.3mm	Ignore			
	(Black or	0.3mm < D≦0.5 mm, Distance≥5mm	$N \leq 4$	Film	Minor	Zone
	White spot, Dirty spot, Foreign matter, Bubble)	D>0.5 mm	N=0	Card	WIIIO	A
	3.5 inches	$L \leq 2mm, W \leq 0.2mm$	Ignore			
2	defect (Foreign	2 mm <l <math="">\leq 5mm, 0.2<w <math="">\leq 0.3mm</w></l>	N≦2	Film Card	Minor	Zone A
	h)	L>5mm, W>0.3mm	N=0			

NO.	ITEM	CRITERIA	Acceptable range	Method	Defect level	Area
	3.5~7.5inches Line defects	$L \leq 2mm, W \leq 0.2mm$	Ignore			
	(Foreign material	2 mm $<$ L \leq 8mm, 0.2 $<$ W \leq 0.5mm	N≦2	Film Card	Minor	Zone A
	Scratch)	L>8mm, W>0.5mm	N=0			
	7.5inches above Line	$L \leq 2mm, W \leq 0.2mm$	Ignore			
	defects (Foreign	2 mm $<$ L \leq 8mm, 0.2 $<$ W \leq 0.5mm	N≦5	Film Card	Minor	Zone A
	material, Scratch)	L>8mm, W>0.5mm	N=0			
3	Glass Crack	Extensional cracks are not allowed	N=0	Sight Check	Major	Zone B,C
4	Edge breakage	X≤3mm,Y≤0.5mm, It does not affect the electrode	N≦2	Sight Check/ Microsc ope	Minor	Zone C
5	Chip Package Chip Off	X≤2mm · Y≤2mm, It does not affect the electrode(FPC edge) X≤1mm · Y≤1mm, It does not affect the electrode((Not FPC edge)	N≦2	Sight Check/ Microsc ope	Minor	Zone C
6	Squalidity	Can wipe dirt.	Ignore	Sight Check	Minor	Zone A,B
		The maximum diameter of a single bubble cannot exceed 2mm	N≤2			
7	Silicone	Crack is not allowed and there are no visible impurities in the glue of the lead part (Determination of impurities outside IC region by point deficiency)	N=0 Sight Check/		Zone	
		The adhesive must completely cover the ACF, lead area and IC and should be applied evenly	N=0	Film card	winor	С
		No glue leakage, no obvious lack of glue in the lead area	N=0]		
		Glue height exceeds PS surface	N=0			

NO.	ITEM	CRITERIA	Acceptable range	Method	Defect level	Area
		FPC Front overflow glue width>0.5mm or Back side overflow glue width>1mm	N=0			
		No glue leakage	N=0	Sight	Major	
8	Edge Sealing Adhesive	The height of sealant exceeds PS surface	N=0	Check/ Film	Minor	Zone C
		Bubbles 0.2 mm $<$ D1,D2 ≤ 0.5 mm	N=3	card	Minor	
0		Foreign body in protective film	N=0	Sight	NC	Zone
9	Protective film	The protective film punctures and injures FPL	N=0	Check	Minor	Α
10	Pull Tape	Attachment position is wrong Cannot tear up the protective film	N=0	Sight Check	Minor	Zone C
11	FPC	FPC has break, scratch, gold finger stripping or oxidation, dirty, residual glue	N=0	Sight Check	Major	Zone C
12	Glass edge bulge	X≤3mm · Y≤0.3mm	N≦1	Sight Check	Minor	Zone C
13	Warping	t > 1mm (3.5inch below) t > 1.5mm (3.5inch~7.5inch) t > 2mm (7.5inch above)	N=0	Plug Gage	Minor	Zone C
14	Chromatism	Color difference in silver paste area (Not in Zone A)	Ignore	Sight Check	Minor	Zone C
14	Chromaushi	FPL Peeling occurs, chromatic aberration occurs	N=0	Sight Check	Major	Zone A,B
15	Silver pulp point	FPL and TFT substrate conduction, silver point <1.0mm	N=0	Film card	Major	Zone C

Displaying Defects

NO.	ITEM	CRITERIA	Acceptable range	Method	Defect level	Area
	3.5 inches below	D≦0.25mm	Ignore			-
	(Black or White	0.25 mm < D ≤ 0.4 mm, Distance ≥ 5 mm	$N \leq 4$	Major	Zone A	
	spot)	D>0.4 mm	N=0			
		$D \leq 0.25 mm$	Ignore			
	3.5~7.5inches	0.25 mm < D \leq 0.4 mm, Distance \geq 5mm	N≦4			Zana
1	(Black or White	0.4mm < D ≤ 0.5 mm, Distance≥5mm (Black and white module)	N≦1	Card	Major	Zone
	spot)	D>0.4 mm, D>0.5 mm(Black and white module)	N=0			
	7.5 inches above	$D \leq 0.3 mm$	Ignore			
	(Black or White	0.3 mm < D ≤ 0.5 mm, Distance \geq 5mm	N≦4	Film Card	Major	Zone A
	spot)	D>0.5 mm	N=0			

NO.	ITEM	CRITERIA	Acceptable range	Method	Defect level	Area
2	Line defects	White or black lines running through the entire screen under any operation interface	N=0	Sight Check	Major	Zone A
3	ghost	Ghosts appear only during screen switching	Ignore	Sight Check	Major	Zone A
4	Flash Point	Flash point occurs during screen switching only	Ignore	Sight Check	Major	Zone A
5	Display screen error	Unable to display a fixed screen correctly	N=0	Sight Check	Major	Zone A
6	Display abnormal	No display, The red matrix darkens, Note fuzzy, bar code can not be scanned, After refresh, the previous template remains	N=0	Sight Check	Major	Zone A

Identification and packaging inspection

NO.	ITEM	CRITERIA	Method	Defect level
1	Package	 The products are completely placed in the anti-static tray without overlapping. Products with different models cannot be mixed in one internal packaging bag. There is a desiccant in the packaging bag, with good internal packaging and no expansion of the packaging bag. The Tray model, quantity and way used for packaging meet the requirements of product specifications. 	Sight Check	Minor
2	Inner and outer packing	 No obvious deformation, damage, dampness or dirt on the packing case; The type, quantity and method of the packing case used shall meet the requirements of the product specification. There is no font or unclear design in the outer packing box. 	Sight Check	Minor
3	Labels for inner and outer cases	 Any unnecessary marks or marks are not allowed to exist; The label information such as model, specification, quantity, weight, material number, month label and environmental protection label should be clear and correct, which should be in line with product specifications or marked according to customer requirements. 	Sight Check	Minor

3. ELECTRICAL CHARACTERISTICS

3.1 ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	MIN	MAX	UNIT	REMARK
Logic supply voltage	VCI	-0.5	+4.0	V	-
Logic Input voltage	V _{IN}	-0.5	VDDIO+0.5	V	-
Logic Output voltage	V _{OUT}	-0.3	VDDIO+0.5	V	-
Operating Temp.	Тор	0	+50	°C	-
Storage Temp	Tstg	-25	+60	°C	-

Note(1):All of the voltages are on the basis of "VSS=0V".

Note(2):Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.

3.2 DC Characteristics

The following specifications apply for: $V_{SS}=0V$, $V_{CI}=3.3V$, $T_{OPR}=23^{\circ}C$.

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Ma	Unit
Logic supply voltage	V _{CI}	-	Vci	2.2	3.0	3.3	V
High level input voltage	V _{IH}	-	-	0.8V _{VDDIO}	-	-	V
Low level input voltage	V _{IL}	-		-	-	$0.2V_{VDDIO}$	V
High level output voltage	V _{OH}	IOH = -100uA	_	0.9V _{VDDIO}	-	-	V
Low level output voltage	V _{OL}	IOL = 100uA	-	-	-	$0.1 V_{VDDIO}$	V
OTP Program voltage	V _{PP}	-	VPP	7.25	-	7.75	V
Typical power panel	P _{TYP}	-	-	-	40		mW
Standby power panel	P _{STPY}	-	-	-	TBD		mW
Typical operating current(Complex state)	Iopr_VCI	-	-	-	12	-	mA
Image update time	-	23 °C	-	-	5	-	sec
Sleep mode current	Islp_VCI	VCI=3.3V DC/DC OFF No clock No output load Ram data	VCI	-	40	70	uA
Deep sleep mode current	Idslp_VCI	VCI=3.3V DC/DC OFF No clock No output load Ram data not retain	VCI	-	2	6	uA

Note: The VPP, VCI, VDDIO input must be kept in a stable value; ripple and noise are not allowed.

3.3 Panel DC Characteristics (Driver IC Internal Regulators)

The following specifications apply for: $V_{SS}=0V$, $V_{CI}=3.3V$, $T_{OPR}=23^{\circ}C$.

Parameter	Symbol	Condition	Applicable pin	Min.	Тур.	Max.	Unit
VCOM output voltage	VCOM	-	VCOM	-	-2.0	-	V
Positive Source output voltage	V _{SH}	-	S0~S959	-	+15	-	V
Negative Source output voltage	V_{SL}	-	S0~S959	-	-15		V
Positive gate output voltage	Vgh	-	G0~G639	19.5	+20	20.5	V
Negative gate output voltage	Vgl	-	G0~G639	-	-20		V

3.4 Optical Specification

Measurements are made with that the illumination is under an angle of 45 degree, the detection is perpendicular unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур.	Max	Units	Notes
R	White Reflectivity	White	30	35	-	%	3-1
CR	Contrast Ratio	indoor	8:1	-	-		3-2
T update	Image update time	23 °C	-	5	-	sec	
Tlife	Life	Topr	-	1000000 times or 5years	-		

Notes 3-1: Luminance meter: Eye-One Pro Spectrophotometer.

Notes 3-2:CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.

3.5 AC Electrical Characteristics

(1) Serial Peripheral Interface The following specifications apply for:

VDDIO – VSS = 2.2V to 3.7V, T_{OPR} = 23°C CL = 20pF

Write mode

Symbol	Parameter	Min	Тур	Max	Unit
fscl	SCL frequency (Write Mode)			20	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	60			ns
tcshld	Time CS# has to remain low after the last falling edge of SCLK	65			ns
tсsніgн	Time CS# has to remain high between two transfers	100			ns
tsclhigh	Part of the clock period where SCL has to remain high	25			ns
tscllow	Part of the clock period where SCL has to remain low	25			ns
tsisu	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tsihld	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns
Read m	ode			25	25 5
Symbol	Parameter	Min	Тур	Max	Unit
fscl	SCL frequency (Read Mode)			2.5	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	100			ns
tcshld	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tсsніgн	Time CS# has to remain high between two transfers	250			ns
tsclhigh	Part of the clock period where SCL has to remain high	180			ns
tscllow	Part of the clock period where SCL has to remain low	180			ns
tsosu	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
tsohld	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns



SPI timing diagram

www.good-display.com

3.6 Functional Specification and Application Circuit

3.6.1 Operation Flow and Code Sequence

General operation flow to drive display panel



3.6.2 Typical Application Circuit with SPI Interface

(1) Schematic of application circuit:



3.7 Command Table

Comma	nd Table															
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descriptio	n			
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate settin A[9:0]=2	Gate setting A[9:0]= 2A7h [POR], 680 MUX MUX Gate lines setting as (A[9:0] + 1).			
0	1		A7	A6	A5	A4	A3	A2	A1	A0		MUX Gat				
0	1		0	0	0	0	0	0	A9	A8		B[2:0] = 0	00 [POR].			
0	1		0		0	0	0	B2	B1	B0		Gate scan	ning sequent	ce and direct	tion	
											5	B[2]: GD Selects the GD=0 [PC G0 is the i output seq GD=1, G1 is the i output seq B[1]: SM Change sc SM=0 [PC G0, G1, G G0, G2, G B[0]: TB TB = 0 [P TB = 1 oc	 1st output (DR], 1st gate outpuence is G0 1st gate outpuence is G1 anning orde pR], 2, G3679 4G678, G OR], scan fr on from G6 	Gate put channel, ; ,G1, G2, G3 put channel, ; , G0, G3, G2 r of gate driv r (left and rig G1, G3,G rom G0 to G 79 to G0	gate , gate 2, ver. ght gate 679	
												10 1,50		17 10 60.		
0	0	03	0	0	0	0	0	0	1	1	Gate Driving voltage Control	Set Gate d A[4:0] = 0 VGH setti	riving volta 0h [POR] ng from 12V	ge V to 20V		
												A[4:0]	VGH	A[4:0]	VGH	
												00h	20	10h	16.5	
												07h	12	11h	17	
												08h	12.5	12h	17.5	
												09h	13	13h	18	
												0Ah	13.5	14h	18.5	
							ſ					0Bh	14	15h	19	
												0Ch	14.5	16h	19.5	
												0Dh	15	17h	20	
					7							0Eh	15.5	Other	NA	
												0Fh	16			

Comman	d Table																		
R/W#	D/C#	Hex	D 7	D6	D5	D4	D 3	D2		D1		D0	Comn	nand		Descriptio	n		
0	0	04	0	0	0	0	0	1		0		0	Source	e Driv	ving voltage	Set Source	e driving v	oltage	
0	1		A 7	A6	A5	A4	A 3	A2		A1		A2	Contro	01		A[7:0] = 4 B[7:0] = 4	1h [POR],	VSH1 at	15V 5V
0	1		B7	B6	B5	B4	B3	B2		B1		B0				C[7:0] = 3	2h [POR],	VSL at -1	5V.
0	1		C7	C6	C5	C4	C3	C2		C1		C0							
B[7] = 1, VSH2 v0	ltage settir	a from 2	AV to					A[7]/B[7] = 0, VSH1/VSH2 voltage setting from 9V						C[7] = 0,					
8.8V	nage settin	ig nom 2			-			to	17V	112 VOI	age se	ung i	10111 <i>9</i> v			v SL Settin	ig nom -9	v 10 -1 / v	
A/B[7	:0] VSI	11/VSH2	2 A/	B[7:0]	VSF	11/VSH	[2	A	VB[7:0]] VS	H1/VS	SH2	A/B[7:0]	V	SH1/VSH2		C[7:0]	VSL	
8Eh	2.4		Al	fh	5.7			2	3h	9			3Ch	14	1.2		I Ah	-9	
8Fh	2.5		B0	h	5.8			2	4n 5h	9.2			3Dh 3Eh	14	1.4		1Ch	-9.5	
90h	2.0		B1 B2	n h	5.9			2	.511 6h	9.6			3Fh	14	4.6		20h	-10.5	
92h	2.7		B2 B3	h	61		_	2	7h	9.8			40h	14	4.8		22h	-11	
93h	2.9		B4	h	6.2			2	8h	10			41h	15	5		24h	-11.5	
94h	3		B5	h	6.3			2	9h	10.	2		42h	15	5.2		26h	-12	
95h	3.1		B6	h	6.4		\neg	2	Ah	10.	4		43h	15	5.4		28h	-12.5	
96h	3.2		B7	'n	6.5			2	Bh	10.	6		44h	15	5.6		2Ah	-13	
97h	3.3		B8	h	6.6			2	Ch	10.	8		45h	12	5.8		2Ch 2Eh	-13.5	
98h	3.4		B9	h	6.7			2	Eh	11	2		4011 47h	16	52		2EII 30h	-14	
99h	3.5		BA	Ah	6.8			2	Fh	11.	4	_	48h	16	5.4		32h	-15	
9Ah	3.6		BE	Bh	6.9			3	0h	11.	6		49h	16	5.6		34h	-15.5	
9Bh	3.7		BC	Ch	7			3	1h	11.	8		4Ah	16	5.8		36h	-16	
9Ch	3.8		BI)n	/.1			3	2h	12			4Bh	17	1		38h	-16.5	
9Dn 0Eb	3.9		BE	2n Zh	7.2			3	3h	12.	2		Other	N	A		3Ah	-17	
9Eh	4			h	7.5		_	3	4h	12.	4						Other	NA	
A0h	4.2		Cl	h	7.5			3	5n 6h	12.	8								
Alh	4.3		C2	2h	7.6			3	7h	12.	0								
A2h	4.4		C3	h	7.7			3	8h	13.	2								
A3h	4.5		C4	h	7.8			3	9h	13.	4								
A4h	4.6		C5	ih	7.9			3	Ah	13.	6								
A5h	4.7		C6	h	8			3	Bh	13.	8								
A _{6h}	4.8		C7	'h	8.1														
A7h	4.9		C8	sh	8.2														
A8h	5		C9	h	8.3														
A9h	5.1		CA	An Dh	8.4											Remark [.]			
AAli	5.2			⁻ h	8.5											VSH1>V	SH2		
ACh	5.5		CI	Dh	8.7														
ADh	5.5		CE	Eh	8.8														
AEh	5.6		Ot	her	NA														
0	0	0F	0	0	0	0			1	1	1	Ga	te scan s	start	Set the scan	ning start po	sition of t	he gate	
0	1		A7	A6	A5	A4	1	43	A2	A1	A0	pos	sition		driver. The $\sqrt{1-00}$	valid range is	s from 0 to	o 679.	
0	1		0	0	0	0	()	0	A9	A8				A[9.0] - 000	un [r UK]			
															When TB=0): • • [0.0]			
												When TB=1:							
											SCN [9:0] = 679 - A[9:0]								
	1			<u> </u>															

Comman	Command Table													
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description		
0	0	10	0	0	0	1	0	0	0	0	Deep Sle mode	eep Deep Sleep mode Control: A[1:0] : Description		
0	0		0	0	0	0	0	A2	AI	AU		00 Normal Mode [POR] 01 Enter Deep Sleep Mode 1 11 Enter Deep Sleep Mode 2 After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high. Remark: To Exit Deep Sleep mode, User required to send HWRESET to the driver		
0	0	11	0	0	0	1	0	0	0	1	Data En	ntry Define data entry seguence		
0	1		0	0	0	0	0	A2	A1	A0	mode setting	hity Define data entry sequence A[2:0] = 011 [POR] A[1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 - Y decrement, X decrement, 01 - Y decrement, X decrement, 10 - Y increment, X decrement, 11 - Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.		
0		10	0	0					1	0	SWDESET	It reports the commands and noremeters to		
U	0	12	0	0	0	1	0	0	1	0	SW KESEI	n resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.		

Comma	and Table											
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection A[6:0] = 00h [POR] The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection
0	1	-	0	0		0	0		. 1	10		A[2:0] = 100 [POR], Detect level at 2.3V A[2:0] : VCL level Detect
0	1		0	0	0	0	0	A2	AI	AU		A[2:0] VCI level
												011 2.2V
												100 2.3V
												101 2.4V
												110 2.5V
												111 2.6V
												Other NA
												The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. After this command initiated, VCI detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	0	18	0	0	0	1	1	0	0	0	Temperature Sensor	Temperature Sensor Selection A[7:0] = 48h [POR] external temperature
0	1		A7	A6	A5	A4	A3	A2	Al	A0	Control	sensor
	I	<u> </u>					1	1	I	1	1	$\Delta [I, O] = 000$ internal temperature sensor
0	0	1A	0	0	0	0	0	0	1	0	Temperature Sensor	Write to temperature register.
0	1		A11	A10	A9	A8	A7	A6	A5	A4	Control (Write to temperature register)	A[11:0] = 7FFh[POR]
0	1		A3	A2	A1	AO	0	0	0	0		
				112		110	Ŭ	Ŭ	Ŭ	Ŭ		
0	0	1B	0	0	0	1	1	0	1	1	Temperature Sensor Control (Read from	Read from temperature register.
1	1		A11	A10	A9	A8	A7	A6	A5	A4	temperature register)	
1	1		A3	A2	A1	A0	0	0	0	0		

Comma	nd Table											
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	1C	0	0	0	1	1	1	0	0	Temperature Sensor	Write Command to External temperature
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Control (Write	sensor. Δ [7:0] = 00b [POP]
0	1		B7	B6	B5	B4	B3	B2	B1	B0	Command to External	
0	1		C7	C6	C5	C4	C3	C2	Cl	C0	temperature sensor)	B[7:0] = 00h [POR], $C[7:0] = 00h [POR],$ $A[7:6]$ $A[7:6]$ $A[7:6]$ $A[7:6]$ $A[7:6]$ $Address + pointer + 1st arameter$ $Address + pointer + 1st arameter$ $10 Address + pointer + 1st arameter$ $11 Address$ $A[5:0] - Pointer Setting$ $B[7:0] - 1st parameter$ $C[7:0] - 2nd parameter$ The command required CLKEN=1. Refer to Register 0x22 for detail. After this command initiated Write
												Command to external temperature sensor starts. BUSY pad will output high during
												operation.
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence The Display Update Sequence Option is located at R22h. BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel images.
							-					-
0	0	21	0	0	1	0	0	0	0	1	Display Update Control 1	RAM content option for Display Update A[7:0] = 00h [POR]
0	1		Α/	A6	AS	A4	A3	A2	AI	A0		A[7:4] Red RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content A[3:0] BW RAM option 0000 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content as 0 0100 Bypass RAM content as 0
0	0	22	0	0	1	0	0	0	1	0	Display Update	Display Update Sequence Option:
0	1		A7	A6	A5	A4	A3	A2	Al	A0	Control 2	Enable the stage for Master Activation A[7:0]= FFh (POR) Enable Clock Signal, Then Enable ANALOG Then DISPLAY with DISPLAY Mode 1 Then Disable ANALOG Then Disable OSC Enable Clock Signal
												Then Enable ANALOG Then DISPLAY with DISPLAY Mode 2 Then Disable ANALOG Then Disable OSC Enable Clock Signal,
												Then Load LUT with 90 DISPLAY Mode 1 90 Enable Clock Signal, 90 Then Load Temperature 90 value from I2C 90 Single Master Interface 90 Then Load LUT with 90
		<u> </u>					I					DISPLAY Mode I



						Enable Clock Signal, Then Load LUT with DISPLAY Mode 2	98
						Enable Clock Signal, Then Load Temperature value from I2C Single Master Interface Then Load LUT with DISPLAY Mode 2	Β8
						Enable Clock Signal, Then Load LUT with DISPLAY Mode 1 To Disable Clock Signal	91
						Enable Clock Signal, Then Load Temperature value from I2C Single Master Interface Then Load LUT with DISPLAY Mode 1 To Disable Clock Signal	Bl
						Enable Clock Signal, Then Load LUT with DISPLAY Mode 2 To Disable Clock Signal	99
				4		Enable Clock Signal, Then Load Temperature value from I2C Single Master Interface Then Load LUT with DISPLAY Mode 2 To Disable Clock Signal	В9
						Enable ANALOG Then DISPLAY with DISPLAY Mode 1 Then Disable ANALOG Then Disable OSC	47
						Enable ANALOG Then DISPLAY with DISPLAY Mode 2 Then Disable ANALOG Then Disable OSC	4F
						To Enable Clock Signal (CLKEN=1) To Enable Clock Signal, then Enable ANALOG (CLKEN=1, ANALOGEN=1)	80 C0
						Enable ANALOG Then DISPLAY with DISPLAY Mode 1	44
						Enable ANALOG Then DISPLAY with DISPLAY Mode 2	4C
						ToDISPLAYwithDISPLAYMode 1ToDISPLAYwith	04
						DISPLAY Mode 2 To Disable ANALOG, then Disable Clock Signal	03
						ANALOGEN=0) o Disable Clock Signal (CLKEN=0)	01

Comma	nd Table											
R/W#	D/C#	Hex	D7	D6	D5	D4	D 3	D2	D1	D0	Command	Description
0	0	24	0	0	1	0	0	1	0	0	Write RAM (BW)	After this command, data entries will be written into the BW RAM until another command is written. Address pointers will advance accordingly For Write pixel: Content of Write RAM(BW) = 1 For Black pixel: Content of Write RAM(BW) = 0
0	0	26	0	0	1	0	0	1	1	0	Write PAM (PED)	After this command data antries will be
	0	20	0	0	1	0	0	1	1	0	whe RAM (RED)	Arter tins command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly. For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
	-									r		
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCU bus will fetch data from RAM [According to parameter of Register 41h to select reading RAM(BW) / RAM(RED)], until another command is written. Address pointers will advance accordingly. The 1st byte of data read is dummy data.
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value. The sensed VCOM voltage is stored in register The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. BUSY pad will output high during operation.
												· · · · · · · · · · · · · · · · · · ·
0	0	29	0	0 A6	0	0	1 A 3	0 A2	0 A1	1 A0	VCOM Sense Duration	Stabling time between entering VCOM sensing mode and reading acquired. A[6]=1, Normal Mode A[6]=0, Reserve A[3:0] = 09h, duration = 10s. VCOM sense duration = Setting + 1 Seconds
0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program VCOM register into OTP The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.

Comma	nd Table														
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descriptio	on		
0	0	2B	0	0	1	0	1	0	1	1	Write Register for	This com	mand is use	d to reduc	e glitch
0	1		0	0	0	0	0	1	0	0	VCOM Control	D04h and	D63h shou	ld be set f	or this
0	1		0	1	1	0	0	0	1	1		command			
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM register	Write VC	OM registe	r from MC	CU interface
0	1		A7	A6	A5	A4	A3	A2	A1	A0		A[/:0] = 0 A[7:0]	VCOM	A[7:0]	VCOM
												08h	-0.2	58h	-2.2
												0Ch	-0.3	5Ch	-2.3
												10h	-0.4	60h	-2.4
												14h	-0.5	64h	-2.5
												18h	-0.6	68h	-2.6
												1Ch	-0.7	6Ch	-2.7
												20h	-0.8	70h	-2.8
												24h	-0.9	74h	-2.9
												28h	-1	78h	-3
												2Ch	-1.1	7Ch	-3.1
												30h	-1.2	80h	-3.2
												34h	-1.3	84	-3.3
												38h	-1.4	88	-3.4
												3Ch	-1.5	8C	-3.5
												40h	-1.6	90	-3.6
												44h	-1.7	94	-3.7
												48h	-1.8	98	-3.8
												4Ch	-1.9	9C	-3.9
												50h	-2	A0	-4
												54h	-2.1		
		-								-	1				
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read	Read Reg	ister for Dis	splay Opti Selection	on:
1	1		A7	A6	A5	A4	A3	A2	A1	A0	Torbispidy Option	(Comman	d 0x37, By	te A)	
1	1		B7	B6	B5	B4	B3	B2	B1	B0		B[7:0]: V	COM Regis	ster	
1	1		C7	C6	C5	C4	C3	C2	C1	C0		(Comman C[7:0]~G	d 0x2C) [7:0]: Displ	av Mode	
1	1		D7	D6	D5	D4	D3	D2	D1	D0		(Comman	d 0x37, By	te B to By	te G)
1	1		E7	E6	E5	E4	E3	E2	E1	E0		[5 bytes]	[7:0]· Warra	form Vara	ion
1	1		F7	F6	F5	F4	F3	F2	F1	F0		(Comman	d 0x37, Bv	te H to By	te K)
1	1		G7	G6	G5	G4	G3	G2	Gl	G0		[4 bytes]	, ,	5	,
1	1		H7	H6	H5	H4	H3	H2	H1	H0					
1	1	Ť	I7	I6	I5	I4	I3	I2	I1	I0					
1	1		J7	J6	J5	J4	J3	J2	J1	JO					
1	1		K7	K6	K5	K4	K3	K2	K1	K0					

Comm	and Table											
R/W#		Hev	D7	D6	D5	D4	D3	D2	DI	D0	Command	Description
0	0	34	0	0	1	1	0	1	0	0	CRC calculation	CRC calculation command for OTP content validation. BUSY pad will output high during operation.
0	0	35	0	0	1	1	0	1	0	1	CRC Status Read	CRC Status Read
1	1		A15	A14	A13	A12	A11	A10	A9	A8		A[15:0] is the CRC readout value
1	1		A7	A6	A5	A4	A3	A2	A1	A0		
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h] The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
	•		-					-				•
0	0	37	0	0	1	1	0	1	1	1	Write Register for Display Option	Write Register for Display Option B[7:0] Display Mode for WS[7:0]
0	1		0	0	0	0	0	0	0	0	Display Option	C[7:0] Display Mode for WS[15:8]
0	1		B7	B6	B5	B4	B3	B2	B1	B0		D[7:0] Display Mode for WS[23:16] F[7:0] Display Mode for WS[31:24]
0	1		C7	C6	C5	C4	C3	C2	C1	C0		F[3:0] Display Mode for WS[31:24]
0	1		D7	D6	D5	D4	D3	D2	D1	D0		0: Display Mode 1
0	1		E7	E6	E5	E4	E3	E2	E1	E0		F[6]: PingPong for Display Mode 2
0	1		F7	F6	F5	F4	F3	F2	F1	F0		F[7]: PingPong for Display Mode 1
0	1		G7	G6	G5	G4	G3	G2	G1	G0		0: Default
0	1		H7	H6	H5	H4	H3	H2	HI	HO	-	G[7:0]~J[7:0] module ID /waveform
0	1		17	16	15	14	13	12	11	10	-	Remarks: A[7:0]~J[7:0] can be stored in
0	1		J7	J6	J5	J4	J3	J2	JI	JO		OTP
0	0	38	0	0		1.			0	0	Write Register for	Write Register for User ID
0	1	17	0	0	1	1	1	0 A 1	0	0	User	A[7:0]]~J[7:0]: UserID [10 bytes]
0	1	A/ B7	A0 B6	A3 B5	A4 B4	A3 B3	A2 B2	AI B1	AU BO	A/ B7	ID	Remarks: A[7:0]~J[7:0] can be stored in OTP
0	1	C7	C6	C5	C4	C3	C2	C1	C0	C7	4	
0	1	D7	D6	D5	D4	D3	D2	D1	D0	D7	1	
0	1	E7	E6	E5	E4	E3	E2	El	E0	E7	1	
0	1	-F7	F6	F5	F4	F3	F2	F1	F0	E7	1	
0	1	G7	G6	G5	G4	G3	G2	G1	G0	G7	1	
0	1	H7	H6	Н5	H4	H3	H2	H1	H0	H7	1	
0	1	I7	16	I5	I4	I3	I2	I1	IO	I7		
0	1	J7	J6	J5	J4	J3	J2	J1	JO	J7		

Comma	nd Table											
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	39	0	0	1	1	1	0	0	1	OTP program mode	OTP program mode
0	1		0	0	0	0	0	0	Al	A0		A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage Remark: User is required to EXACTLY follow the reference code sequences
0	0	2.4	0	0	1	1	1	0	1	0	D 1	
0	0	3A	0	0	I	I	I	0	1	0	Keserved	Reserved
		45										
0	0	3B	0	0	1	1	1	0	1	1	Reserved	Reserved
				r	r	1					1	
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform	Select border waveform for VBD
0	1		A7	A6	A5	A4	A3	A2	A1	A0		A[7:0] = Coff [POR], set VBD as HIZ.A [7:6] :Select VBD option $A[7:6]$:Select VBD as00GS Transition,Defined in A[1:0]01Fix Level,Defined in A[5:4]10VCOM11[POR]HiZA [5:4] Fix Level Setting for VBDA[5:4]VBD level00[POR]VSS01VSH110VSL11VSH2A [1:0] GS Transition setting for VBDA[1:0]VBD Transition00[POR]LUT00111LUT110LUT211LUT3
0	0	41	0	1	0	0	0	0	0	1	Pood PAM Ontion	Pood PAM Ontion
0	1	41	0	0	0	0	0	0	0	Δ <u>0</u>	Read RAW Option	A[0]=0 [POR]
0	í		0	Ū	0	Ū	0	0	0	AU		0: Read RAM corresponding to 24h 1: Read RAM corresponding to 26h
											1	
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address	Specify the start/end positions of the
0	1		A7	A6	A5	A4	A3	A2	Al	A0	Start / End position	window address in the X direction by an
0	1		-	-	-	-	-	-	A9	A8		A[9:0]: XSA[9:0], XStart, POR = 000h
0	1		0	0	B5	B4	B3	B2	B1	B0		B[5:0]: XEA[9:0], XEnd, POR = 3BFh
0	1		-	-	-	-	-	-	B9	B8		

Comma	nd Table											
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	45	0	1	0	0	0	1	0	1	Set RAM Y-	Specify the start/and positions of the
0	1		A7	A6	A5	A4	A3	A2	A1	A0	address Start / End	window address in the Y direction by an
0	1		-	-	-	-	-	-	A9	A8	position	address unit for RAM
0	1		B7	B6	B5	B4	B3	B2	B1	B0		A[8:0]: YSA[8:0], YStart, POR = 000h
0	1		-	-	-	-	-	-	B9	B8	1	D[0.0]: YEA[$0.0]$, YEAD, POK = 2A/N
				•			•	•	•	•		
0	0	46	0	1	0	0	0	1	1	0	Auto Write RED	Auto Write RED RAM for Regular Pattern
0	1		A7	A6	A5	A4	A3	A2	A1	A0	RAM for Bogular	A[7:0] = 00h [POR] $A[7:1] The lat grap value POR = 0$
											Pattern	A[7]. The 1st step value, $POR = 0A[6:4]$: Step Height, $POR = 000$
												Step of alter RAM in Y-direction according
												to Gate
												$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
												$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
												010 32 110 512
												011 64 111 960
												A[2:0]: Step Width, POR= 000
												Step of alter RAM in X-direction according
												A[2:0] Width A[2:0] Width
												000 8 100 128
												001 16 101 256
												010 32 110 512
												011 64 111 680
												operation
				l								operation.
0	0	47	0	1	0	0	0	1	1	1	Auto Write B/W	Auto Write B/W RAM for Regular Pattern
0	1		A7	A6	A5	A4	A3	A2	A1	A0	RAM for	A[7:0] = 00h [POR]
				-	-		_				Regular Pattern	Auto Write B/W RAM for Regular Pattern
												A[7:0] = 000 [POK]
												$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
												001 16 101 256
												010 32 110 512
												011 64 111 960
												A[2:0]: Step Width, POR= 000 Step of alter PAM in X direction according
												to Source
												A[2:0] Width A[2:0] Width
												000 8 100 128
												001 16 101 256
												$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
												UII 04 III 080
												high.
												. v

Comma	and Table											
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X	Make initial settings for the RAM X
0	1		A7	A6	A5	A4	A3	A2	A1	A0	address	address in the address counter (AC)
0	1		0	0	0	0	0	0	A9	A8	counter	A[9:0]: 000h [POR].
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y	Make initial settings for the RAM Y
0	1		A7	A6	A5	A4	A3	A2	A1	A0	address	address in the address counter (AC)
0	1		0	0	0	0	0	0	A9	A8	counter	A[9:0]: 000h [POR].
											•	
0	0	7F	0	1	1	1	1	1	1	1	NOP	This command is an empty command; it does not have any effect on the display module. However, it can be used to terminate Frame Memory Write or Read Commands.

3.8 MCU Interface

3.8.1 MCU interface selection

GDEQ102T90 can support 4-wire or 3-wire serial peripheral MCU interface, which is pin selectable by BS1 pin. The interface pin assignment for different MCU interfaces is shown in Table 3.8-1.

Note

- (1) L is connected to VSS
- (2) H is connected to VDDIO

Table 3.8-1: Interface pin assignment for different MCU interfaces

				Pin Name			
MCU Interface	BS1	RES#	CS#	D/C #	SCL	SDI	SDO
4-wire serial peripheral interface (SPI)	L	Required	Required	Required	SCL	SDI	SDO
3-wire serial peripheral interface (SPI) – 9 bits SPI	Н	Required	Required	L	SCL	SDI	SDO

3.8.2 MCU Serial Peripheral Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data input SDI, D/C# and CS#. The control pins status in 4-wire SPI in writing command/data is shown in Table 3.8-2 and the write procedure in 4-wire SPI is shown in Figure 3.8-1..

Table 3.8-2 :	Control p	ins status	of 4-wire SPI
---------------	-----------	------------	---------------

Function	SCL pin	SDI pin	D/C# pin	CS# pin
Write command	↑	Command bit	L	L
Write data	\uparrow	Data bit	Н	L

Note:

(1) L is connected to VSS and H is connected to VDDIO

(2) \uparrow stands for rising edge of signal

(3) SDI is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.



Figure 3.8-1: Read procedure in 4-wire SPI mode

In the read operation, after CS# is pulled low, the first byte sent is command byte, D/C# is pulled low. After command byte sent, the following byte(s) read are data byte(s), so D/C# bit is then pulled high. An 8-bit data will be shifted out on every clock falling edge. The serial data output SDO bit shifting sequence is D7, D6, to D0 bit. Figure 6-2 shows the read procedure in 4-wire SPI.



Figure 3.8-2: Read procedure in 4-wire SPI mode

3.8.3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data input SDI, and CS#. The operation is similar to 4- wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 7-3.

In the write operation, a 9-bit data will be shifted into the shift register on every clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. Table 3.8 -3 shows the write procedure in 3-wire SPI

Function	SCL pin	SDI pin	D/C# pin	CS# pin
Write command	1	Command bit	Tie LOW	L
Write data	<u>↑</u>	Data bit	Tie LOW	L

Table 3.8-3 : Control pins status of 3-wire SPI

Note:

Write Mode

- (1) L is connected to VSS and H is connected to VDDIO
- (2) \uparrow stands for rising edge of signal



Figure 3.8-3: Write procedure in 3-wire SPI mode

In the read operation, serial data are transferred in the unit of 9 bits. After CS# pull low, the first byte is command byte, the D/C# bit is as 0 and following with the register byte. After command byte send, the following byte(s) are data byte(s), with D/C# bit is 1. After D/C# bit sending from MCU, an 8-bit data will be shifted out on every clock falling edge. The serial data output SDO bit shifting sequence is D7, D6, to D0 bit. Figure 3.8-4 shows the read procedure in 3-wire SPI.



Figure 3.8-4: Read procedure in 3-wire SPI mode

4. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL /EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.
- (7) For more precautions, please click on the link: https://www.good-display.com/news/80.html