


### Description

The CMN4007GF3 is the N-Channel enhancement mode power field effect transistors with high cell density, trench technology. This high density process and design have been optimized switching performance and especially tailored to minimize on-state resistance.

### Features

- $V_{DS}$ : 40V
- $I_D$ : 49A
- $R_{DS(on)}$  (@ $V_{GS}=10V$ ): < 7m $\Omega$
- $R_{DS(on)}$  (@ $V_{GS}=4.5V$ ): < 11m $\Omega$
- High density cell design for extremely low  $R_{DS(on)}$
- Excellent on-resistance and DC current capability


### Equivalent Circuit and Pin Configuration



### Applications

- Battery management
- Power management
- Load switch

### Marking Information



### Ordering Information

| Part Number | Packaging        | Reel Size |
|-------------|------------------|-----------|
| CMN4007GF3  | 5000/Tape & Reel | 13 inch   |

### Absolute Maximum Ratings (TA=25 °C unless otherwise noted)

| Parameter  | Symbol          | Maximum     | Unit          |
|--|-----------------|-------------|---------------|
| Drain-source Voltage                                     | $V_{DS}$        | 40          | V             |
| Gate-source Voltage                                      | $V_{GS}$        | $\pm 20$    | V             |
| Drain Current <sup>(1)(6)</sup>                          | $I_D$           | 49          | A             |
|  |                 | 31          | A             |
|  | $I_D$           | 16          | A             |
|  |                 | 10          | A             |
| Pulsed Drain Current <sup>(3)</sup>                      | $I_{DM}$        | 97          | A             |
| Total Power Dissipation <sup>(4)</sup>                   | $P_D$           | 27          | W             |
|  |                 | 3.1         | W             |
| Thermal Resistance Junction-to-Ambient <sup>(2)(5)</sup> | $R_{\theta JA}$ | 40          | $^{\circ}C/W$ |
| Thermal Resistance Junction-to-Case                      | $R_{\theta Jc}$ | 4.6         | $^{\circ}C/W$ |
| Junction and Storage Temperature Range                   | $T_J, T_{STG}$  | -55 to +150 | $^{\circ}C$   |

**Electrical Characteristics (T<sub>J</sub>=25 °C unless otherwise noted)**

| Parameter                             | Symbol              | Conditions  | Min | Typ  | Max  | Units |
|---------------------------------------|---------------------|---|-----|------|------|-------|
| <b>Static Parameter</b>               |                     |   |     |      |      |       |
| Drain-Source Breakdown Voltage        | BVDSS               | V <sub>GS</sub> =0V, I <sub>D</sub> =250μA  | 40  |      |      | V     |
| Zero Gate Voltage Drain Current       | I <sub>DSS</sub>    | V <sub>DS</sub> =32V, V <sub>GS</sub> =0V, T <sub>C</sub> =25°C                         |     |      | 1    | μA    |
| Gate-Body Leakage Current             | I <sub>GSS</sub>    | V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V  |     |      | ±100 | nA    |
| Gate Threshold Voltage                | V <sub>GS(th)</sub> | V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA                                | 1.0 |      | 2.5  | V     |
| Static Drain-Source on-Resistance     | R <sub>DS(on)</sub> | V <sub>GS</sub> =10V, I <sub>D</sub> =20A   |     | 5.8  | 7    | mΩ    |
|                                       |                     | V <sub>GS</sub> =4.5V, I <sub>D</sub> =15A  |     | 8.5  | 11   |       |
| Diode Forward Voltage                 | V <sub>SD</sub>     | I <sub>S</sub> =20A, V <sub>GS</sub> =0V  |     | 0.9  | 1.2  | V     |
| Maximum Body-Diode Continuous Current | I <sub>S</sub>      |   |     |      | 49   | A     |
| <b>Dynamic Parameters</b>             |                     |   |     |      |      |       |
| Input Capacitance                     | C <sub>iss</sub>    | V <sub>DS</sub> =20V, V <sub>GS</sub> =0V, f=1MHz                                       |     | 1030 |      | pF    |
| Output Capacitance                    | C <sub>oss</sub>    |   |     | 185  |      |       |
| Reverse Transfer Capacitance          | C <sub>rss</sub>    |   |     | 180  |      |       |
| <b>Switching Parameters</b>           |                     |   |     |      |      |       |
| Total Gate Charge                     | Q <sub>g</sub>      | V <sub>GS</sub> =10V, V <sub>DS</sub> =20V, I <sub>D</sub> =20A                         |     | 25   |      | nC    |
| Gate Source Charge                    | Q <sub>gs</sub>     |   |     | 2.8  |      |       |
| Gate Drain Charge                     | Q <sub>gd</sub>     |   |     | 9    |      |       |
| Turn-on Delay Time                    | t <sub>D(on)</sub>  | V <sub>GS</sub> =10V, V <sub>DD</sub> =20V,<br>R <sub>L</sub> =1Ω, R <sub>GEN</sub> =3Ω |     | 13.6 |      | ns    |
| Turn-on Rise Time                     | t <sub>r</sub>      |   |     | 12   |      |       |
| Turn-off Delay Time                   | t <sub>D(off)</sub> |   |     | 36   |      |       |
| Turn-off Fall Time                    | t <sub>f</sub>      |   |     | 15.2 |      |       |

Noted: (1) Pulse Test: Pulse Width ≤ 300us, Duty cycle ≤ 2%.

(2) The value of R<sub>θJA</sub> is measured with the device mounted on lin2 FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub> = 25°C. The Power dissipation PDSM is based on R<sub>θJA</sub> t ≤ 10s and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.

(3) Single pulse width limited by junction temperature T<sub>J(MAX)</sub> = 150°C.

(4) The power dissipation PD is based on T<sub>J(MAX)</sub> = 150°C, using junction-to-case thermal resistance, and is more useful in setting the upper Dissipation limit for cases where additional heatsinking is used.

(5) The R<sub>θJA</sub> is the sum of the thermal impedance from junction to case R<sub>θJA</sub> and case to ambient.

(6) The maximum current rating is package limited.

**Typical Performance Characteristics**




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge




Figure 5. Drain-Source on Resistance




Figure 6. Normalized On-Resistance




Figure 7. Typical Drain to Source ON Resistance VS Gate Voltage and Drain Current




Figure 8. Safe Operation Area




Figure 9. Maximum Effective Transient Thermal Impedance, Junction-to-Case





Figure 10. Switching wave

**PDFN 3.3x3.3 Package Outline Drawing**


| Symbol   | Millimeters |       | Inches     |       |
|----------|-------------|-------|------------|-------|
|          | Min.        | Max.  | Min.       | Max.  |
| A        | 0.650       | 0.850 | 0.026      | 0.033 |
| A1       | 0.152 REF.  |       | 0.006 REF. |       |
| A2       | 0~0.05      |       | 0~0.002    |       |
| D        | 2.900       | 3.100 | 0.114      | 0.122 |
| D1       | 2.300       | 2.600 | 0.091      | 0.102 |
| E        | 2.900       | 3.100 | 0.114      | 0.122 |
| E1       | 3.150       | 3.450 | 0.124      | 0.136 |
| E2       | 1.535       | 1.935 | 0.060      | 0.076 |
| b        | 0.200       | 0.400 | 0.008      | 0.016 |
| e        | 0.550       | 0.750 | 0.022      | 0.030 |
| L        | 0.300       | 0.500 | 0.012      | 0.020 |
| L1       | 0.180       | 0.480 | 0.007      | 0.019 |
| L2       | 0~0.100     |       | 0~0.004    |       |
| L3       | 0~0.100     |       | 0~0.004    |       |
| H        | 0.315       | 0.515 | 0.012      | 0.020 |
| $\theta$ | 9°          | 13°   | 9°         | 13°   |