


## Description

The CMN4004F5 is the N-Channel enhancement mode power field effect transistors with high cell density, trench technology. This high density process and design have been optimized switching performance and especially tailored to minimize on-state resistance.

## Features

- $V_{DS}$ : 40V
- $I_D$ : 99A
- $R_{DS(on)}$  (@ $V_{GS}=10V$ ): < 4m $\Omega$
- $R_{DS(on)}$  (@ $V_{GS}=4.5V$ ): < 5m $\Omega$
- High density cell design for extremely low  $R_{DS(on)}$
- Excellent on-resistance and DC current capability


## Equivalent Circuit and Pin Configuration



## Applications

- Battery management
- Power management
- Load switch

## Marking Information



Marking Code = CMN4004F5

Date Code = XXXX

## Ordering Information

Part Number	Packaging	Reel Size
CMN4004F5	5000/Tape & Reel	13 inch

## Absolute Maximum Ratings (TA=25 °C unless otherwise noted)

Parameter	Symbol	Maximum	Unit	
Drain-source Voltage	$V_{DS}$	40	V	
Gate-source Voltage	$V_{GS}$	$\pm 20$	V	
Drain Current <sup>(1)(6)</sup>	$I_D$	$T_C=25^\circ C$	99	A
		$T_C=100^\circ C$	62.5	A
	$I_D$	$T_A=25^\circ C$	25.5	A
		$T_A=100^\circ C$	16	A
Pulsed Drain Current <sup>(3)</sup>	$I_{DM}$	396	A	
Total Power Dissipation <sup>(4)</sup>	PD	$T_C=25^\circ C$	62.5	W
		$T_A=25^\circ C$	4.1	W
Thermal Resistance Junction-to-Ambient <sup>(2)(5)</sup>	$R_{\theta JA}$	30	$^\circ C/W$	
Thermal Resistance Junction-to-Case	$R_{\theta JC}$	2	$^\circ C/W$	
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to +150	$^\circ C$	

**Electrical Characteristics (T<sub>J</sub>=25 °C unless otherwise noted)**

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	BVDSS	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	40			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =40V, V <sub>GS</sub> =0V, T <sub>C</sub> =25°C			1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V			±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	1.0		3.0	V
Static Drain-Source on-Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =20A		2.8	4	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =15A		3.8	5	
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> =20A, V <sub>GS</sub> =0V			1.2	V
Maximum Body-Diode Continuous Current	I <sub>S</sub>				99	A
<b>Dynamic Parameters</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =20V, V <sub>GS</sub> =0V, f=1MHz		5800		pF
Output Capacitance	C <sub>oss</sub>			670		
Reverse Transfer Capacitance	C <sub>rss</sub>			465		
<b>Switching Parameters</b>						
Total Gate Charge	Q <sub>g</sub>	V <sub>GS</sub> =10V, V <sub>DS</sub> =20V, I <sub>D</sub> =20A		118		nC
Gate Source Charge	Q <sub>gs</sub>			18		
Gate Drain Charge	Q <sub>gd</sub>			29		
Turn-on Delay Time	t <sub>D(on)</sub>	V <sub>GS</sub> =10V, V <sub>DD</sub> =20V, I <sub>D</sub> =20A, R <sub>GEN</sub> =3Ω		15.7		ns
Turn-on Rise Time	t <sub>r</sub>			6.5		
Turn-off Delay Time	t <sub>D(off)</sub>			56		
Turn-off Fall Time	t <sub>f</sub>			12		

Noted: (1) Pulse Test: Pulse Width ≤ 300us, Duty cycle ≤ 2%.

- (2) The value of R<sub>θJA</sub> is measured with the device mounted on lin2 FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub> = 25°C. The Power dissipation P<sub>DSM</sub> is based on R<sub>θJA</sub> t ≤ 10s and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design.
- (3) Single pulse width limited by junction temperature T<sub>J(MAX)</sub> = 150°C.
- (4) The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub> = 150°C, using junction-to-case thermal resistance, and is more useful in setting the upper Dissipation limit for cases where additional heatsinking is used.
- (5) The R<sub>θJA</sub> is the sum of the thermal impedance from junction to case R<sub>θJA</sub> and case to ambient.
- (6) Drain current limited by maximum junction temperature.

**Typical Performance Characteristics**




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge




Figure 5. Drain-Source on Resistance




Figure 6. Normalized On-Resistance




Figure 7. Typical Drain to Source ON Resistance VS Gate Voltage and Drain Current




Figure 8. Safe Operation Area




Figure 9. Maximum Effective Transient Thermal Impedance, Junction-to-Case





Figure 10. Switching wave

### DFN 5X6 Package Outline Drawing



Symbol	Millimeters		Inches	
	Min.	Max.	Min.	Max.
A	0.900	1.000	0.035	0.039
A3	0.254 REF.		0.010 REF.	
D	4.944	5.096	0.195	0.201
E	5.974	6.126	0.235	0.241
D1	3.910	4.110	0.154	0.162
E1	3.375	3.575	0.133	0.141
D2	4.824	4.976	0.190	0.196
E2	5.674	5.826	0.223	0.229
k	1.190	1.390	0.047	0.055
b	0.350	0.450	0.014	0.018
e	1.270 TYP.		0.050 TYP.	
L	0.559	0.711	0.022	0.028
L1	0.424	0.576	0.017	0.023
H	0.574	0.726	0.023	0.029
$\theta$	10°	12°	10°	12°

### Contact Information

Applied Power Microelectronics Inc.

Website: <http://www.appliedpowermicro.com>

Email: [sales@appliedpowermicro.com](mailto:sales@appliedpowermicro.com)

Phone: +86 (0519) 8399 3606