


### Description

CMD101312RSF5 is the Dual N and P-Channel enhancement mode power field effect transistors with high cell density, trench technology. This high density process and design have been optimized switching performance and especially tailored to minimize on-state resistance.

### Features

- N-Channel V<sub>DS</sub>: 100V
- N-Channel I<sub>D</sub>: 8A
- N-Channel R<sub>DS(on)</sub> (@V<sub>GS</sub>=10V) : < 120mΩ
- N-Channel R<sub>DS(on)</sub> (@V<sub>GS</sub>=4.5V) : < 180mΩ
- P-Channel V<sub>DS</sub>: -100V
- P-Channel I<sub>D</sub>: -11A
- P-Channel R<sub>DS(on)</sub> (@V<sub>GS</sub>=-10V) : < 115mΩ
- P-Channel R<sub>DS(on)</sub> (@V<sub>GS</sub>=-4.5V) : < 130mΩ
- High density cell design for extremely low R<sub>DS(on)</sub>
- Excellent on-resistance and DC current capability

### Equivalent Circuit and Pin Configuration




### Absolute Maximum Ratings (TA=25 °C unless otherwise noted)

Parameter	Symbol	Maximum		Unit
		N-Channel	P-Channel	
Drain-source Voltage	V <sub>DS</sub>	100	-100	V
Gate-source Voltage	V <sub>GS</sub>	±20	±20	V
Drain Current <sup>(1)(6)</sup>	T <sub>c</sub> =25°C	8	-11	A
		3	-3	A
Pulsed Drain Current <sup>(3)</sup>	I <sub>DM</sub>	30	-44	A
Total Power Dissipation <sup>(4)</sup>	P <sub>D</sub>	17	28	W
Thermal Resistance Junction-to-Ambient <sup>(2)(5)</sup>	R <sub>θJA</sub>	63	58	°C/W
Thermal Resistance Junction-to-Case	R <sub>θJC</sub>	7.4	4.5	°C/W
Junction and Storage Temperature Range	T <sub>J,TSTG</sub>	-55 to +150	-55 to +150	°C

### Applications

- Cellular Handsets and Accessories
- Personal Digital Assistants
- Portable Instrumentation
- Load switch

### Marking Information



Marking Code = D101312RSF5  
Date Code = XXXX

### Ordering Information

Part Number	Packaging	Reel Size
CMD101312RSF5	5000/Tape & Reel	13 inch

N-Channel Electrical Characteristics (T<sub>J</sub>=25 °C unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	BVDSS	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	100			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>D</sub> S=100V, V <sub>GS</sub> =0V, T <sub>C</sub> =25°C			1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>D</sub> S=0V			±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>D</sub> S=V <sub>GS</sub> , I <sub>D</sub> =250μA	1.0		2.5	V
Static Drain-Source on-Resistance	R <sub>D</sub> S(on)	V <sub>GS</sub> =10V, I <sub>D</sub> =5A		100	120	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =4A		140	180	
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> =8A, V <sub>GS</sub> =0V		0.85	1.2	V
Maximum Body-Diode Continuous Current	I <sub>S</sub>				8	A
<b>Dynamic Parameters</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>D</sub> S=50V, V <sub>GS</sub> =0V, f=1MHz		196		pF
Output Capacitance	C <sub>oss</sub>			27		
Reverse Transfer Capacitance	C <sub>rss</sub>			1.85		
<b>Switching Parameters</b>						
Total Gate Charge	Q <sub>g</sub>	V <sub>GS</sub> =10V, V <sub>D</sub> S=50V, I <sub>D</sub> =2A		3.78		nC
Gate Source Charge	Q <sub>gs</sub>			0.45		
Gate Drain Charge	Q <sub>gd</sub>			0.83		
Turn-on Delay Time	t <sub>D(on)</sub>	V <sub>GS</sub> =10V, V <sub>D</sub> D=50V, I <sub>D</sub> =1A, R <sub>GEN</sub> =6Ω		10.6		ns
Turn-on Rise Time	t <sub>r</sub>			5.2		
Turn-off Delay Time	t <sub>D(off)</sub>			24.8		
Turn-off Fall Time	t <sub>f</sub>			12.7		

Noted: (1) Pulse Test: Pulse Width≤300us,Duty cycle ≤2%.

- (2) The value of R<sub>θJA</sub> is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz.Copper,in a still air environment with T<sub>A</sub> =25°C.The Power dissipation PDSM is based on R<sub>θJA</sub> t≤10s and the maximum allowed junction temperature of 150°C.The value in any given application depends on the user's specific board design.
- (3) Single pulse width limited by junction temperature T<sub>J(MAX)</sub> = 150°C.
- (4) The power dissipation PD is based on T<sub>J(MAX)</sub> = 150°C,using junction-to-case thermal resistance, and is more useful in setting the upper Dissipation limit for cases where additional heatsinking is used.
- (5) The R<sub>θJA</sub> is the sum of the thermal impedance from junction to case R<sub>θJA</sub> and case to ambient.
- (6) The maximum current rating is package limited.

## N-Channel Typical Performance Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge




Figure 5. Drain-Source on Resistance




Figure 6. Normalized On-Resistance  
Vs. Temperature




Figure 7. Typical Drain to Source ON Resistance




Figure 8. Safe Operation Area




Figure 9. Maximum Effective Transient Thermal Impedance ,Junction-to-Ambient




Figure 10. Switching wave

P-Channel Electrical Characteristics (T<sub>J</sub>=25 °C unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	BVDSS	V <sub>GS</sub> =0V, I <sub>D</sub> =-250µA	-100			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>D</sub> =-100V, V <sub>GS</sub> =0V, T <sub>C</sub> =25°C			-1	µA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>D</sub> =0V			±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>D</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250µA	-1.0		-2.5	V
Static Drain-Source on-Resistance	R <sub>D(on)</sub>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-5A		95	115	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-4A		100	130	
Diode Forward Voltage	V <sub>D</sub>	I <sub>S</sub> =-11A, V <sub>GS</sub> =0V		-0.85	-1.2	V
Maximum Body-Diode Continuous Current	I <sub>S</sub>				-11	A
<b>Dynamic Parameters</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>D</sub> =-50V, V <sub>GS</sub> =0V, f=1MHz		3770		pF
Output Capacitance	C <sub>oss</sub>			71.2		
Reverse Transfer Capacitance	C <sub>rss</sub>			68.5		
<b>Switching Parameters</b>						
Total Gate Charge	Q <sub>g</sub>	V <sub>GS</sub> =-10V, V <sub>D</sub> =-50V, I <sub>D</sub> =-2A		60		nC
Gate Source Charge	Q <sub>gs</sub>			3.3		
Gate Drain Charge	Q <sub>gd</sub>			5.2		
Turn-on Delay Time	t <sub>D(on)</sub>	V <sub>GS</sub> =-10V, V <sub>D</sub> =-50V, I <sub>D</sub> =-1A, R <sub>GEN</sub> =6Ω		21		ns
Turn-on Rise Time	t <sub>r</sub>			6.3		
Turn-off Delay Time	t <sub>D(off)</sub>			246		
Turn-off Fall Time	t <sub>f</sub>			28		

## P-Channel Typical Performance Characteristics




Figure 11. Output Characteristics




Figure 12. Transfer Characteristics




Figure 13. Capacitance Characteristics




Figure 14. Gate Charge




Figure 15. Drain-Source on Resistance




Figure 16. Normalized On-Resistance  
Vs. Temperature




Figure 17. Typical Drain to Source ON Resistance  
VS Gate Voltage and Drain Current




Figure 18. Safe Operation Area




Figure 19. Maximum Effective Transient Thermal Impedance ,Junction-to-Ambient





Figure 20. Switching wave

### DFN 5x6 Package Outline Drawing



Symbol	Millimeters		
	Min.	Nom.	Max.
A	0.90	1.05	1.20
b	0.35	0.40	0.50
C	0.20	0.25	0.35
D	4.90	5.05	5.20
D1/D2	1.51	1.61	1.71
d	0.50	0.60	0.70
E	6.00	6.15	6.30
E1	5.60	5.75	5.90
E2	3.47	3.57	3.67
e	1.27 BSC		
H	0.48	0.58	0.68
K	1.17	1.27	1.37
L	0.64	0.74	0.84
L1/L2	0.20 REF		
θ	8°	10°	12°
M	0.08 REF		
N	0	--	0.15
O	0.25 REF		
P	1.28 REF		

### Contact Information

Applied Power Microelectronics Inc.

Website: <http://www.appliedpowermicro.com>

Email: [sales@appliedpowermicro.com](mailto:sales@appliedpowermicro.com)

Phone: +86 (0519) 8399 3606