


Description

The CM70R600P/F is the N-Channel enhancement mode power field effect transistors with high cell density, high voltage Super Junction technology. This high density process and design have been optimized switching performance and especially tailored to minimize on-state resistance, .

Features

- VDS: 700V
- ID (@VGS=10V): 8A
- RDS_{ON} (@VGS=10V) : < 600mΩ
- High density cell design for extremely low RDS_{ON}
- Excellent on-resistance and DC current capability


Equivalent Circuit and Pin Configuration



Applications

- AC/DC load switch
- SMPS
- LED power

Marking Information



X=Package type

G=Halogen Free

XXXX = Marking Code

Ordering Information

P/N	Package Type	Packaging	Remark
CM70R600P	TO-220	Tube	ROHS
CM70R600PG	TO-220	Tube	Halogen Free
CM70R600F	TO-220F	Tube	ROHS
CM70R600FG	TO-220F	Tube	Halogen Free

Absolute Maximum Ratings (T_c=25 °C unless otherwise noted)

Parameter	Symbol	Maximum		Unit
		CM70R600P	CM70R600F	
Drain-source Voltage	V _{DS}	700		V
Gate-source Voltage	V _G S	±30		V
Continuous Drain Current ⁽¹⁾	T _c =25°C	ID	8	8 ⁽⁴⁾
			5	5 ⁽⁴⁾
Pulsed Drain Current ⁽²⁾	I _{DM}	32	32 ⁽⁴⁾	A
Total Power Dissipation ⁽³⁾	P _D @ T _c =25°C	104	35	W
	Derating Factor above 25°C	0.8	0.3	W/°C
Thermal Resistance Junction-to-Case ⁽³⁾	R _{θJC}	1.2	3.6	°C/W
Junction and Storage Temperature Range	T _{J,TSTG}	-55 to +150		°C

Electrical Characteristics (T_c=25 °C unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BVDSS	V _{GS} =0V, I _D =250μA	650			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =700V, V _{GS} =0V, T _c =25°C			1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±30V, V _{DS} =0V			±100	nA
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	2.0		4.0	V
Static Drain-Source on-Resistance	R _{D(on)}	V _{GS} =10V, I _D =4A		500	600	mΩ
Diode Forward Voltage	V _{SD}	I _S =8A, V _{GS} =0V			1.4	V
Maximum Body-Diode Continuous Current	I _S				8	A
Dynamic Parameters						
Input Capacitance	C _{iss}	V _{DS} =100V, V _{GS} =0V, f=1MHz		539		pF
Output Capacitance	C _{oss}			26		
Reverse Transfer Capacitance	C _{rss}			2		
Switching Parameters						
Total Gate Charge	Q _g	V _{DS} =480V, I _D =4.0A, V _{GS} =10V		14		nC
Gate Source Charge	Q _{gs}			2.5		
Gate Drain Charge	Q _{gd}			6.8		
Turn-on Delay Time	t _{D(on)}	V _{GS} =10V, V _{DD} =60V, RL=15Ω, I _D =4A, R _{GEN} =25Ω		36		ns
Turn-on Rise Time	t _r			18		
Turn-off Delay Time	t _{D(off)}			39		
Turn-off Fall Time	t _f			23		

Noted: (1) Pulse Test: Pulse Width≤300us,Duty cycle ≤2%

- (2) Pulse width limited by maximum junction temperature
- (3) Device mounted on FR-4 PCB, 1 inch x 0.85 inch x 0.062 inch. With 2oz Copper, t≤10s
- (4) Drain current limited by maximum junction temperature

Typical Performance Characteristics




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge




Figure 5. Drain-Source on Resistance




Figure 6. Normalized On-Resistance Vs. Temperature




Figure 7. Typical Drain to Source ON Resistance
VS Gate Voltage and Drain Current




Figure 8. Switching wave




Figure 9. Safe Operation Area
(TO-220)




Figure 10. Safe Operation Area
(TO-220F)




Figure 11. Maximum Effective Transient Thermal Impedance ,Junction-to-Case (TO-220)




Figure 12. Maximum Effective Transient Thermal Impedance ,Junction-to-Case (TO-220F)

