


### Description

The CM65R550FP/F is the N-Channel enhancement mode power field effect transistors with high cell density, high voltage Super Junction technology. This high density process and design have been optimized switching performance and especially tailored to minimize on-state resistance.

### Features

- VDS: 650V
- ID (@VGS=10V): 7.7A
- RDS<sub>ON</sub> (@VGS=10V): < 600mΩ
- High density cell design for extremely low RDS<sub>ON</sub>
- Excellent on-resistance and DC current capability
- Low Qrr/Trr with fast diode recovery capability


### Equivalent Circuit and Pin Configuration



### Applications

- AC/DC load switch
- SMPS
- LED power

### Marking Information



X=Package type  
 XXXX = Marking Code

### Ordering Information

P/N	Package Type	Packaging
CM65R550FP	TO-220	Tube
CM65R550FF	TO-220F	Tube

### Absolute Maximum Ratings (Tc=25 °C unless otherwise noted)

Parameter	Symbol	Maximum		Unit	
		CM65R550FP	CM65R550FF		
Drain-source Voltage	VDS	650		V	
Gate-source Voltage	VGS	±30		V	
Continuous Drain Current <sup>(1)</sup>	ID	Tc=25°C	7.7	7.7 <sup>(4)</sup>	A
		Tc=100°C	4.8	4.8 <sup>(4)</sup>	A
Pulsed Drain Current <sup>(2)</sup>	IDM	31	31 <sup>(4)</sup>	A	
Total Power Dissipation <sup>(3)</sup>	PD @ Tc=25°C	96	35	W	
	Derating Factor above 25°C	0.8	0.3	W/°C	
Thermal Resistance Junction-to-Case <sup>(3)</sup>	RθJC	1.3	3.6	°C/W	
Junction and Storage Temperature Range	TJ,TSTG	-55 to +150		°C	

**Electrical Characteristics (T<sub>c</sub>=25 °C unless otherwise noted)**

Parameter	Symbol	Conditions	Min	Typ	Max	Units
<b>Static Parameter</b>						
Drain-Source Breakdown Voltage	B <sub>V</sub> D <sub>SS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	650			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>C</sub> =25°C			1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±30V, V <sub>DS</sub> =0V			±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	2.5		4.5	V
Static Drain-Source on-Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =4A		500	600	mΩ
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> =7.7A, V <sub>GS</sub> =0V			1.4	V
Maximum Body-Diode Continuous Current	I <sub>S</sub>				7.7	A
<b>Dynamic Parameters</b>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V, f=1MHz		535		pF
Output Capacitance	C <sub>oss</sub>			24		
Reverse Transfer Capacitance	C <sub>rss</sub>			2		
<b>Switching Parameters</b>						
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =480V, I <sub>D</sub> =4.0A, V <sub>GS</sub> =10V		16.7		nC
Gate Source Charge	Q <sub>gs</sub>			3.0		
Gate Drain Charge	Q <sub>gd</sub>			4.5		
Turn-on Delay Time	t <sub>D(on)</sub>	V <sub>GS</sub> =10V, V <sub>DD</sub> =60V, R <sub>L</sub> =15Ω, I <sub>D</sub> =4A, R <sub>GEN</sub> =25Ω		36		ns
Turn-on Rise Time	t <sub>r</sub>			18		
Turn-off Delay Time	t <sub>D(off)</sub>			39		
Turn-off Fall Time	t <sub>f</sub>			23		
Body Diode Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> =3.5A, dI/dt=100A/μs, V <sub>DS</sub> =400V		85		ns
Peak Reverse Recovery Current	I <sub>rm</sub>			9		A
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			0.35		μC

- Noted: (1) Pulse Test: Pulse Width ≤ 300μs, Duty cycle ≤ 2%  
 (2) Pulse width limited by maximum junction temperature  
 (3) Device mounted on FR-4 PCB, 1 inch x 0.85 inch x 0.062 inch. With 2oz Copper, t ≤ 10s  
 (4) Drain current limited by maximum junction temperature

**Typical Performance Characteristics**




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge




Figure 5. Drain-Source on Resistance




Figure 6. Normalized On-Resistance Vs. Temperature




Figure 7. Typical Drain to Source ON Resistance VS Gate Voltage and Drain Current




Figure 8. Switching wave




Figure 9. Safe Operation Area (TO-220)




Figure 10. Safe Operation Area (TO-220F)




Figure 11. Maximum Effective Transient Thermal Impedance ,Junction-to-Case (TO-220)






Figure 12. Maximum Effective Transient Thermal Impedance ,Junction-to-Case (TO-220F)

### TO-220 Package Outline Drawing



Symbol	Millimeters		Inches	
	Min.	Max.	Min.	Max.
A	4.470	4.670	0.176	0.184
A1	2.520	2.820	0.099	0.111
b	0.710	0.910	0.028	0.036
b1	1.170	1.370	0.046	0.054
c	0.310	0.530	0.012	0.021
c1	1.170	1.370	0.046	0.054
D	10.010	10.310	0.394	0.406
E	8.500	8.900	0.335	0.350
E1	12.060	12.460	0.475	0.491
e	2.540 TYP.		0.100 TYP.	
e1	4.980	5.180	0.196	0.204
F	2.590	2.890	0.102	0.114
h	0.000	0.300	0.000	0.012
L	13.400	13.800	0.528	0.543
L1	3.560	3.960	0.140	0.156
Phi	3.735	3.935	0.147	0.155
V	5.600 REF.		0.220 REF.	

### TO-220F Package Outline Drawing



Symbol	Millimeters		Inches	
	Min.	Max.	Min.	Max.
A	4.300	4.700	0.169	0.185
A1	1.300 REF.		0.051 REF.	
A2	2.800	3.200	0.110	0.126
A3	2.500	2.900	0.098	0.114
b	0.500	0.750	0.020	0.030
b1	1.100	1.350	0.043	0.053
b2	1.500	1.750	0.059	0.069
c	0.500	0.750	0.020	0.030
D	9.960	10.360	0.392	0.408
E	14.800	15.200	0.583	0.598
e	2.540 TYP.		0.100 TYP.	
F	2.700 REF.		0.106 REF.	
Phi	3.500 REF.		0.138 REF.	
h	0.000	0.300	0.000	0.012
h1	0.800 REF.		0.031 REF.	
h2	0.500 REF.		0.020 REF.	
L	28.000	28.400	1.102	1.118
L1	1.700	1.900	0.067	0.075
L2	0.900	1.100	0.035	0.043

### Contact Information

Applied Power Microelectronics Inc.

Website: <http://www.appliedpowermicro.com>

Email: [sales@appliedpowermicro.com](mailto:sales@appliedpowermicro.com)

Phone: +86 (0519) 8399 3606