

E-paper Display Series



GDEY042Z98

Dalian Good Display Co., Ltd.



Product Specifications





Customer	Standard
Description	4.2" E-PAPER DISPLAY
Model Name	GDEY042Z98
Date	2020/11/06
Revision	1.0

Design Engineering					
Approval Check Design					
宝刘印玉	之温印馨	之时			

Zhongnan Building, No.18, Zhonghua West ST, Ganjingzi DST, Dalian, CHINA

Tel: +86-411-84619565

Email: info@good-display.com Website: www.good-display.com



REVISION HISTORY

Rev	Date	Item	Page	Remark
1.0	NOV.06.2020	New Creation	ALL	



CONTENTS

1.	Over View	6
2.	Features	6
3.	Mechanical Specification	6
4.	Mechanical Drawing of EPD Module	7
5.	Input/output Pin Assignment	8
6.	Electrical Characteristics	9
	6.1 Absolute Maximum Rating	9
	6.2 Panel DC Characteristics	
	6.3 Panel AC Characteristics	11
	6.3.1 MCU Interface Selection	11
	6.3.2 MCU Serial Interface (4-wire SPI)	11
	6.3.3 MCU Serial Interface (3-wire SPI)	12
	6.3.4 Interface Timing	13
7.	Command Table	14
8.	Optical Specification	28
9.	Handling, Safety, and Environment Requirements	28
10.	Reliability Test	29



11.	Block Diagram	30
12.	Reference Circuit	31
13.	Matched Development Kit	32
14.	Typical Operating Sequence	.33
	14.1 Normal Operation Flow	
	14.2 Normal Operation Reference Program Code	34
15.	Inspection condition	35
	15.1 Environment	35
	15.2 Illuminance	35
	15.3 Inspect method	35
	15.4 Display area	35
	15.5 Inspection standard	36
	15.5.1 Electric inspection standard	36
	15.5.2 Appearance inspection standard	37
16.	Packaging	39
17.	Precautions	40



1. Over View

GDEY042Z98 is an Active Matrix Electrophoretic Display (AM EPD), withinterface and a reference system design. The display is capable to display images at 1-bit white, black and red full display capabilities. The 4.2inch active area contains 400×300 pixels. The module is a TFT-array driving electrophoresis display, with integrated circuits including gate driver, source driver, MCU interface, timing controller, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label (ESL) System.

2. Features


- 400×300 pixels display
- High contrast High reflectance
- Ultra wide viewing angle Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Waveform can stored in On-chip OTP or written by MCU
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I2C signal master interface to read external temperature sensor
- Support partial update mode
- Built-in temperature sensor

3. Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	4.2	Inch	
Display Resolution	400(H)×300(V)	Pixel	Dpi:120
Active Area	84.8×63.6	mm	
Pixel Pitch	0.212×0.212	mm	
Pixel Configuration	Rectangle		
Outline Dimension	91 (H)×77 (V) ×1.2(D)	mm	
Weight	16.1±0.3	g	



4. Mechanical Drawing of EPD module





5. Input /Output Pin Assignment

No.	Name	I/O	Description	Remark
1	NC		Do not connect with other NC pins	Keep Open
2	GDR	О	N-Channel MOSFET Gate Drive Control	
3	RESE	I	Current Sense Input for the Control Loop	
4	NC	NC	Do not connect with other NC pins	Keep Open
5	VSH2	С	Positive Source driving voltage(Red)	
6	TSCL	О	I ² C Interface to digital temperature sensor Clock pin	
7	TSDA	I/O	I ² C Interface to digital temperature sensor Data pin	
8	BS1	I	Bus Interface selection pin	Note 5-5
9	BUSY	О	Busy state output pin	Note 54
10	RES#	I	Reset signal input. Active Low.	Note 5-3
11	D/C#	I	Data /Command control pin	Note 5-2
12	CS#	I	Chip select input pin	Note 5-1
13	SCL	Ι	Serial Clock pin (SPI)	
14	SDA	I/O	Serial Data pin (SPI)	
15	VDDIO	P	Power Supply for interface logic pins It should be connected with VCI	
16	VCI	P	Power Supply for the chip	
17	VSS	P	Ground	
18	VDD	C	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS	
19	VPP	P	FOR TEST	
20	VSH1	C	Positive Source driving voltage	
21	VGH	С	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	С	Negative Source driving voltage	
23	VGL	С	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	C	VCOM driving voltage	



I = Input Pin, O = Output Pin, I/O = Bi-directional Pin (Input/output), P = Power Pin, C = Capacitor Pin

Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for

MCU communication only when CS# is pulled LOW.

Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4-wire SPI mode.

When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin is Busy state output pin. When Busy is High, the operation of chip should not be interrupted, command should not be sent. The chip would put Busy pin High when –Outputting display waveform -Communicating with digital temperature sensor

Note 5-5: Bus interface selection pin

BS1 State	MCU Interface				
L	4-lines serial peripheral interface(SPI) - 8 bits SPI				
Н	3- lines serial peripheral interface(SPI) - 9 bits SPI				

6. Electrical Characteristics6.1 Absolute Maximum Rating

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +6.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic Output voltage	VOUT	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	0 to +40	° C
Storage Temp range	TSTG	-25 to+60	° C
Optimal Storage Temp	TSTGo	23±2	° C
Optimal Storage Humidity	HSTGo	55±10	%RH

Note:

- 1.Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.
- 2.One pixel fonts visual readability: 0° -40°.
- 3.Corner mura could be out in 0° - 10° conditions.




6.2 DC Characteristics.

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =23°C

Parameter Symbol		Conditions	Applica ble pin	Min.	Typ.	Max	Units
Single ground	V_{SS}	-		-	0	-	V
Logic supply voltage	V _{CI}	-	VCI	2.2	3.0	3.7	V
Core logic voltage	$V_{ m DD}$		VDD	1.7	1.8	1.9	V
High level input voltage	V _{IH}	-	-	$0.8~\mathrm{V_{CI}}$	-	-	V
Low level input voltage	$V_{\rm IL}$	-	-	-	-	0.2 V _{CI}	V
High level output voltage	V_{OH}	IOH = -100uA	-	0.9 VCI	-	-	V
Low level output voltage	$V_{ m OL}$	IOL = 100uA	-	-	-	$0.1~V_{CI}$	V
Typical power	P_{TYP}	V _{CI} =3.0V	-) -	27.0	-	mW
Deep sleep mode	P_{STPY}	$V_{CI} = 3.0V$	-	-	TBD	-	mW
Typical operating current	Iopr_V _{CI}	$V_{CI} = 3.0V$		-	9.0	-	mA
Image update time	-	25 °C	-	-	14	-	sec
Sleep mode current	Islp_V _{CI}	DC/DC off No clock No input load Ram data retain	-	-	TBD	-	uA
Deep sleep mode current	Idslp_V _{CI}	DC/DC off No clock No input load Ram data not retain	-	-	TBD	-	uA

Notes:

- 1. The typical power is measured with following transition from horizontal 2 scale pattern to vertical 2 scale pattern.
- 2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.
- 3.The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by GOOD DISPLAY





6.3AC Characteristics

6.3.1 MCU Interface Selection

The IC can support 3-wire/4-wire serial peripheral. MCU interface is pin selectable by BS1 shown in Table 6-1.

Table 6-1: Interface pins assignment under different MCU interface

	Pin Name						
MCU Interface	BS1	RES#	CS#	D/C#	SCL	SDA	
4-wire serial peripheral interface (SPI)	L	RES#	CS#	DC#	SCL	SDA	
3-wire serial peripheral interface (SPI) – 9 bits SPI	Н	RES#	CS#	L	SCL	SDA	

Note: (1) L is connected to VSS and H is connected to VDDIO

6.3.2 MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#. The control pins status in 4-wire SPI in writing command/data is shown in Table 6-2 and the write procedure 4-wire SPI is shown in Table 6-2

Table 6-2: Control pins status of 4-wire SPI

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	↑	Command bit	L	L
Write data	1	Data bit	Н	L

Note:

- (1) L is connected to VSS and H is connected to VDDIO
- (2) ↑ stands for rising edge of signal
- (3) SDA (Write Mode) is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




Figure 6-1: Write procedure in 4-wire SPI mode

6.3.3 MCU Serial Peripheral Interface (3-wire SPI)

MCU Serial Peripheral Interface (3-wire SPI) The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 6-3.

In the write operation, a 9-bit data will be shifted into the shift register on every clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. Table 6-3 shows the write procedure in 3-wire SPI

 Function
 SCL pin
 SDA pin
 D/C# pin
 CS# pin

 Write command
 ↑
 Command bit
 Tie LOW
 L

 Write data
 ↑
 Data bit
 Tie LOW
 L

Table 6-3: Control pins status of 3-wire SPI

Note:

- (1) L is connected to VSS and H is connected to VDDIO
- (2) ↑ stands for rising edge of signal





Figure 6-3: Write procedure in 3-wire SPI



6.3.4 Interface Timing

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =25°C.



Write mode

Symbol	Parameter	Min	Тур	Max	Unit
fscL	SCL frequency (Write Mode)	-	-	20	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	TBD	-	-	ns
tcshld	Time CS# has to remain low after the last falling edge of SCLK	TBD	-	-	ns
tсsнідн	Time CS# has to remain high between two transfers	TBD	-	-	ns
tsclhigh	Part of the clock period where SCL has to remain high	TBD	-	-	ns
t _{SCLLOW}	Part of the clock period where SCL has to remain low	TBD	-	-	ns
t sisu	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	TBD	-	-	ns
tsihld	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	TBD	-	-	ns

Read mode

Parameter	Min	Тур	Max	Unit
SCL frequency (Read Mode)	-	-	2.5	MHz
Time CS# has to be low before the first rising edge of SCLK	TBD	-	-	ns
Time CS# has to remain low after the last falling edge of SCLK	TBD	-	-	ns
Time CS# has to remain high between two transfers	TBD	-	-	ns
Part of the clock period where SCL has to remain high	TBD	-	-	ns
Part of the clock period where SCL has to remain low	TBD	-	-	ns
Time SO(SDA Read Mode) will be stable before the next rising edge of SCL	TBD	TBD	-	ns
Time SO (SDA Read Mode) will remain stable after the falling edge of SCL	TBD	TBD	-	ns
֡	SCL frequency (Read Mode) Time CS# has to be low before the first rising edge of SCLK Time CS# has to remain low after the last falling edge of SCLK Time CS# has to remain high between two transfers Part of the clock period where SCL has to remain high Part of the clock period where SCL has to remain low Time SO(SDA Read Mode) will be stable before the next rising edge of SCL	SCL frequency (Read Mode) Time CS# has to be low before the first rising edge of SCLK TBD Time CS# has to remain low after the last falling edge of SCLK TBD Time CS# has to remain high between two transfers TBD Part of the clock period where SCL has to remain high Part of the clock period where SCL has to remain low TBD Time SO(SDA Read Mode) will be stable before the next rising edge of SCL TBD	SCL frequency (Read Mode) Time CS# has to be low before the first rising edge of SCLK TBD - Time CS# has to remain low after the last falling edge of SCLK TBD - Time CS# has to remain high between two transfers TBD - Part of the clock period where SCL has to remain high Part of the clock period where SCL has to remain low TBD - Time SO(SDA Read Mode) will be stable before the next rising edge of SCL TBD TBD	SCL frequency (Read Mode) Time CS# has to be low before the first rising edge of SCLK TBD - Time CS# has to remain low after the last falling edge of SCLK TBD - Time CS# has to remain high between two transfers TBD - Part of the clock period where SCL has to remain high Part of the clock period where SCL has to remain low Time SO(SDA Read Mode) will be stable before the next rising edge of SCL TBD TBD -

Note: All timings are based on 20% to 80% of VDDIO-VSS



7. Command Table

Com	man	d Tal	ole													
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descripti	on			
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setti				
0	1		A ₇	A ₆	A 5	A ₄	Аз	A ₂	A ₁	A ₀		A[8:0]= 12	2Bh [POR], 300 MU	X	
0	1		0	0	0	0	0	0	0	A 8	-	MUX Gate	e lines set	ting as (A	[8:0] + 1)	.
0	1		0	0	0	0	0	0 B ₂	0 B ₁	A ₈ B ₀		B [2:0] = 0 Gate scar B[2]: GD Selects th GD=0 [PC G0 is the output sec GD=1, G1 is the output sec SM=0 [PC G0, G1, G interlaced SM=1, G0, G2, G B[0]: TB TB = 0 [PC	e 1st outp PRI, 1st gate of quence is canning of PRI, 62, G32	put Gate putput cha G0,G1, G putput cha G1, G0, C prder of ga g9 (left ar 4, G1, G3	nnel, gate 2, G3, nnel, gate 33, G2, te driver. nd right gate 4,G299	e e e
												TB = 1, so	can from (3299 to G	0.	
0	0	03	0	0	0	0	0	0	1	1	Gate Driving voltage	Set Gate	drivina vo	Itage		
0	1		0	0	0	A ₄	A ₃	A ₂	A ₁	A ₀	Control	A[4:0] = 0		itago		
	'			· ·		' (4	7.5	712	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	'``		VGH setti	ng from 1	0V to 20V		.
												A[4:0]	VGH	A[4:0]	VGH]
												00h	20	0Dh	15	
												03h	10	0Eh	15.5	
												04h	10.5	0Fh	16	
												05h	11	10h	16.5	
				\ \								06h	11.5	11h	17	
												07h	12	12h	17.5	
												08h	12.5	13h	18	
												07h	12	14h	18.5]
												08h	12.5	15h	19]
												09h	13	16h	19.5	1
												0Ah	13.5	17h	20	1
												0Bh	14	Other	NA	1
												0Ch	14.5			1
																-



Con	nman	d Tal	ble											
	D/C#		D7	D6	D5	D4	D3	D2	D1	DO	Comn	nand		Description
0	0	04	0	0	0	0	0	1	0	0		e Driving v	voltage	Set Source driving voltage
0	1		A ₇	A 6	A 5	A ₄	A ₃	A ₂	A ₁	A ₀	Contro	ol		A[7:0] = 41h [POR], VSH1 at 15V
0	1		B ₇	B ₆	B ₅	B ₄	Вз	B ₂	B ₁	B ₀				B [7:0] = A8h [POR], VSH2 at 5V. C[7:0] = 32h [POR], VSL at -15V
0	1		C ₇	C ₆	C 5	C ₄	Сз	C ₂	C ₁	C ₀				Remark: VSH1>=VSH2
B[7] = 1,							A[7]/B[7	7] = C),			C[7] = 0,
	H2 vo	ltage	setti	ng fr	om 2.	4V to)			/SH2	voltag	e setting f	from 8.8	V VSL setting from -5V to -17V
8.6	V /B[7:0]	Tysh	1/VSH2	Δ/Ε	3[7:0]	VSH1	/VSH2		17V A/B[7:0]	LVS	H1/VSH2	A/B[7:0]	VSH1/VSH	[C[7:0] VSL
	8Eh	_	2.4	_	Eh		.6		21h	V-0	8.8	37h	13	0Ah -5
	8Fh	_	2.5	_	ιFh		.7		23h		9	38h	13.2	0Ch -5.5
	90h 91h	-	2.6 2.7	-	30h 31h	5 5	.8	_	24h 25h	_	9.2	39h 3Ah	13.4 13.6	0Eh -6
	92h	_	2.8		32h	5			26h	-	9.4	3Bh	13.8	10h -6.5 12h -7
	93h		2.9	В	3h	6	.1		27h		9.8	3Ch	14	12H -7
	94h		3	_	84h		.2		28h	\perp	10	3Dh	14.2	16h -8
 	95h 96h	-	3.1	_	85h 86h	6	.3	-	29h 2Ah	+	10.2	3Eh 3Fh	14.4 14.6	18h -8.5
	97h	_	3.3	_	37h		.5		2Bh	+	10.4	40h	14.8	1Ah -9
	98h	_	3.4	_	88h	6	.6		2Ch		10.8	41h	15	1Ch -9.5 1Eh -10
	99h	-	3.5	_	9h		.7		2Dh		11	42h	15.2	20h -10.5
	9Ah 9Bh	-	3.6		Ah Bh		.8	-	2Eh 2Fh	+	11.2	43h 44h	15.4 15.6	22h -11
	9Ch	_	3.8	-	Ch		7		30h	+	11.6	45h	15.8	24h -11.5
	9Dh		3.9		Dh	7.	_		31h		11.8	46h	16	26h -12
	9Eh 9Fh	_	4 4.1	_	Eh Fh		.2	_	32h 33h	_	12 12.2	47h 48h	16.2 16.4	28h -12.5 2Ah -13
	A0h	_	4.2		Oh		.4		34h	+	12.4	49h	16.4	2Ch -13.5
	A1h	-	4.3	_	1h	_	.5		35h		12.6	4Ah	16.8	2Eh -14
	A2h	_	4.4	_	2h	_	.6		36h		12.8	4Bh	17	30h -14.5
	A3h A4h	-	4.5 4.6	_	3h 4h	7	.7					Other	NA	32h -15 34h -15.5
	A5h	-	4.7	-	5h		.9							36h -16
	A6h	_	4.8	_	6h	8								38h -16.5
	A7h A8h	 '	4.9 5		7h 8h	8	.1							3Ah -17
	A9h	+	5.1		9h		.3							Other NA
	AAh		5.2	С	Ah	8	.4							
	ABh	-	5.3	_	Bh		.5							
	ACh ADh	_	5.4 5.5	_	Ch ther	8 N	.6 IA							
0	0	00	0	0	0	0	1	0	0	0	Initial (Code Cett	ina	Program Initial Code Setting
0	"	80	0	U	"	0	\	U	"	"		Code Sett Program	.ii iy	Program Initial Code Setting
														The command required CLKEN=1.
														Refer to Register 0x22 for detail.
														BUSY pad will output high during
	щ													operation.
0	0	09	0	0	0	0	1	0	0	1	Write	Register f	or Initial	Write Register for Initial Code Setting
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		Setting		Selection
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	1	-		A[7:0] ~ D[7:0]: Reserved
					_				_	_	-			Details refer to Application Notes of Initial
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀	-			Code Setting
0	1		D ₇	D ₆	D ₅	D ₄	Dз	D ₂	D ₁	D ₀				
		0.4		^		_	4	_	4	_	Der -	Daw!-+ (Dood Dowleton for Initial Code Continu
0	0	0A	0	0	0	0	1	0	1	0		Register f Setting	or initial	Read Register for Initial Code Setting
											-Code	Cetting		
											1			



Com	man	d Tal	ole										
	D/C#			D6	D5	D4	D3	D2	D1	D0	Command	Description	
								<u> </u>	l	l			
0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start		with Phase 1, Phase 2 and Phase 3
0	1		1	A 6	A 5	A ₄	Аз	A ₂	A ₁	A ₀	Control	for soft start cur	rent and duration setting.
0	1		1	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo			art setting for Phase1
0	1		1	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀			ı [POR] art setting for Phase2
	-					_	_	_	_			= 9Ch	[POR]
0	1		0	0	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀			art setting for Phase3 [POR]
												D[7:0] -> Duration	
												= 0Fh	[POR]
												Bit Descrip	otion of each byte:
													6:0] / C[6:0]:
												Bit[6:4]	Driving Strength Selection
												000	1(Weakest)
												001	2
												010	3
												011	4
												100	5
												101	6
												110	7
												111	8(Strongest)
												Bit[3:0]	Min Off Time Setting of GDR [Time unit]
												0000	[Time unit]
												~	NA NA
												0011	2.6
												0101	3.2
												0110	3.9
												0111	4.6
												1000	5.4
												1001	6.3
												1010	7.3
												1011	8.4
												1100	9.8
								l ,				1101	11.5
												1110	13.8
												1111	16.5
												D[5:0]: dui D[5:4]: du D[3:2]: du	ration setting of phase uration setting of phase 3 uration setting of phase 2 uration setting of phase 1 Duration of Phase [Approximation]
												00	10ms
												01	20ms
												10	30ms
	_											11	40ms



Com	man	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep mode	Deep Sleep mode Control:
0	1		0	0	0	0	0	0	Αı	Ao]	A[1:0]: Description
												00 Normal Mode [POR]
												01 Enter Deep Sleep Mode 1
												11 Enter Deep Sleep Mode 2
												After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high. Remark: To Exit Deep Sleep mode, User required to send HWRESET to the driver
0	0	11	0	0	0	1	0	0	0	1	Data Entry mode setting	Define data entry sequence
0	1	- 1 1	0	0	0	0	0	A ₂	A ₁	A ₀	Data Littly mode setting	A[2:0] = 011 [POR]
												A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 —Y decrement, X decrement, 01 —Y decrement, X increment, 10 —Y increment, X decrement, 11 —Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.



Com	ommand Table													
	-	-	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description		
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection A[7:0] = 00h [POR] The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).		
0	1		0	A ₆	A 5	A4	0	A ₂	A ₁	Ao		A[6:4]=n for cool down duration: 10ms x (n+1) A[2:0]=m for number of Cool Down Loop to detect. The max HV ready duration is 10ms x (n+1) x (m) HV ready detection will be trigger after each cool down time. The detection will be completed when HV is ready. For 1 shot HV ready detection, A[7:0] can be set as 00h.		
0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection		
0	1		0	0	0	0	0	A2	Aı	Ao		A[2:0] = 100 [POR], Detect level at 2.3V A[2:0]: VCI level Detect A[2:0] VCI level 011 2.2V 100 2.3V 101 2.4V 110 2.5V 111 2.6V Other NA The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. After this command initiated, VCI detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).		
0	0	18	0	0	0	1	1	0	0	0	Temperature Sensor	Temperature Sensor Selection		
0	1	10	A ₇	A ₆	A ₅	1 A ₄	1 A₃	A ₂	A ₁	A ₀	Control	A[7:0] = 48h [POR], external temperatrure		
			N /	710	A5	<i>F</i> \4	<i>-</i> 13	- F\2	All	AU		sensor A[7:0] = 80h Internal temperature sensor		
0	0	1A	0	0	0	1	1	0	1	0	Temperature Sensor	Write to temperature register.		
0	1		A ₇	A ₆	A 5	A ₄	A ₃	A ₂	A ₁	A ₀	Control (Write to temperature register)	A[7:0] = 7Fh [POR]		
0	0	10	0	0	0	4	4	0	4	4	Tomporatura Canaa:	Dood from tomporative varietas		
0 1	0	1B	0 A ₇	0 A ₆	0 A ₅	1 A ₄	1 A₃	0 A ₂	1 A ₁	1 A ₀	Temperature Sensor Control (Read from	Read from temperature register.		
1	'			71 6	A 5	<i>r</i> \4	<i>⊢</i> 13	-1 2	Α1	~ 0	temperature register)			



Com	man	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
												-
0	0	1C	0	0	0	1	1	1	0	0	Temperature Sensor	Write Command to External temperature
0	1		A ₇	A 6	A 5	A ₄	Аз	A ₂	A ₁	A ₀	Control (Write Command	sensor.
0	1		B ₇	B ₆	B ₅	B ₄	Вз	B ₂	B ₁	B ₀	to External temperature	A[7:0] = 00h [POR],
0	1				C ₅	C ₄	C ₃	C ₂	C ₁	C ₀	sensor)	B[7:0] = 00h [POR], C[7:0] = 00h [POR],
												A[7:6] A[7:6] Select no of byte to be sent 00 Address + pointer 01 Address + pointer + 1st parameter 10 Address + pointer + 1st parameter + 2nd pointer 11 Address A[5:0] - Pointer Setting B[7:0] - 1st parameter C[7:0] - 2nd parameter The command required CLKEN=1. Refer to Register 0x22 for detail.
												After this command initiated, Write Command to external temperature sensor starts. BUSY pad will output high during operation.
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence
									4			The Display Update Sequence Option is located at R22h. BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel images.
		1		_		_						
0	0	21	0	0	1	0	0	0	0	1	Display Update Control	RAM content option for Display Update
0	1		A ₇	A ₆	A 5	A ₄	A ₃	A ₂	A ₁	A ₀	[A[7:0] = 00h [POR] B[7:0] = 00h [POR]
0	1		B ₇	0	0	0	0	0	0	0		A[7:4] Red RAM option 0000



Com	man	d Ta	ble										
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	22	0	0	1	0	0	0	1	0	Display Update	Display Update Sequence Opti	on:
0	1		A ₇	A ₆	A 5	A ₄	Аз	A ₂	A ₁	A ₀	Control 2	Enable the stage for Master Ac A[7:0]= FFh (POR)	tivation
												Operating sequence	Parameter (in Hex)
												Enable clock signal	80
												Disable clock signal	01
												Enable clock signal → Enable Analog	C0
												Disable Analog → Disable clock signal	03
												Enable clock signal → Load LUT with DISPLAY Mode 1 → Disable clock signal	91
												Enable clock signal → Load LUT with DISPLAY Mode 2 → Disable clock signal	99
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 1 → Disable clock signal	B1
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 2 → Disable clock signal	B9
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 1 → Disable Analog → Disable OSC	C7
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 2 → Disable Analog → Disable OSC	CF
												Enable clock signal	
												 → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 1 → Disable Analog → Disable OSC 	F7
												Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 2 → Disable Analog → Disable OSC	FF
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White) / RAM 0x24	After this command, data entrie written into the BW RAM until a command is written. Address p advance accordingly	nother
												For Write pixel: Content of Write RAM(BW) = For Black pixel: Content of Write RAM(BW) =	



Com	man	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly.
												For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCU bus will fetch data from RAM. According to parameter of Register 41h to select reading RAM0x24/ RAM0x26, until another command is written. Address pointers will advance accordingly. The 1st byte of data read is dummy data.
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value. The sensed VCOM voltage is stored in register The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	29	0	0	0	0	1	0	0	1	VCOM Sense Duration	Stabling time between entering VCOM sensing mode and reading acquired.
0	1		0	1	U	0	A ₃	A ₂	A ₁	A ₀		A[3:0] = 9h, duration = 10s. VCOM sense duration = (A[3:0]+1) sec
0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program VCOM register into OTP
												The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.



Com	man	d Ta	ble									
	D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	2C	0 A ₇	0 A ₆	1 A ₅	0 A ₄	1 А з	1 A ₂	0 A ₁	0 A ₀	Write VCOM register	Write VCOM register from MCU interfact A[7:0] = 00h [POR]
												A[7:0] VCOM A[7:0] VCOM
												08h -0.2 44h -1.7
												0Ch -0.3 48h -1.8
												10h -0.4 4Ch -1.9
												14h -0.5 50h -2
												18h -0.6 54h -2.1
												1Ch -0.7 58h -2.2
												20h -0.8 5Ch -2.3
												24h -0.9 60h -2.4
												28h -1 64h -2.5
												2Ch -1.1 68h -2.6
												30h -1.2 6Ch -2.7
												34h -1.3 70h -2.8
												38h -1.4 74h -2.9
												3Ch -1.5 78h -3
												40h -1.6 Other NA
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read for	Read Register for Display Option:
1	1		A ₇	A_6	A 5	A ₄	A 3	A ₂	A ₁	A ₀	Display Option	A[7:0]: VCOM OTP Selection
1	1		B ₇	B ₆	B ₅	B ₄	Вз	B ₂	B ₁	B ₀		(Command 0x37, Byte A)
1	1		C ₇	C ₆	C ₅	C ₄	Сз	C ₂	C ₁	Co		(Command Oxor, Byte rt)
1	1		D ₇	D ₆	D ₅	D ₄	Dз	D ₂	D ₁	Do		B[7:0]: VCOM Register
1	1		E ₇	E ₆	E ₅	E ₄	Ез	E ₂	E ₁	Εo		(Command 0x2C)
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	Fo		CIT-01 CIT-01. Diamles Made
1	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G_0		C[7:0]~G[7:0]: Display Mode (Command 0x37, Byte B to Byte F)
1	1		H ₇	H ₆	H ₅	H ₄	J ₃ H ₃	H ₂	H ₁	H ₀		[5 bytes]
	-											
1	1		l ₇	l ₆	l ₅	<u> </u>	lз	l ₂	l ₁	l _o		H[7:0]~K[7:0]: Waveform Version
1	1		J ₇	J ₆	J 5	J ₄	J ₃	J ₂	J ₁	J ₀		(Command 0x37, Byte G to Byte J)
1	1		K ₇	K ₆	K ₅	K ₄	K ₃	K ₂	K ₁	K ₀		[4 bytes]
		OF					,	٠		_	HID D!	D110 D-1-11 D1-11 OTD
0	0	2E	0	0	1	0	1	1	1	0	User ID Read	Read 10 Byte User ID stored in OTP: A[7:0]]~J[7:0]: UserID (R38, Byte A and
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		Byte J) [10 bytes]
1	1		B ₇	B ₆	B ₅	B ₄	Вз	B ₂	B ₁	B ₀		
1	1		C ₇	C ₆	C 5	C ₄	Сз	C ₂	C ₁	C ₀		
1	1		D ₇	D ₆	D ₅	D ₄	Dз	D ₂	D ₁	Do		
1	1		E ₇	E ₆	E ₅	E ₄	Ез	E ₂	E ₁	E ₀		
1	1		F ₇	F ₆	F ₅	F ₄	F₃	F ₂	F ₁	Fo	1	
1	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀		
1	1	7	H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H₀	-	
1												
	1		l ₇	l ₆	l ₅	l ₄	lз	l ₂	l ₁	l _o		
1	1		J ₇	J 6	J 5	J ₄	Jз	J ₂	J ₁	J ₀		



Com	man	d Ta	ble									
	D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x01]
1	1		0	0	A 5	A4	0	0	A ₁	Ao		A[5]: HV Ready Detection flag [POR=0] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively.
	T -		_	- I			- I	_	_	T -	L	
0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting The contents should be written into RAM before sending this command. The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	31	0	0	1	1	0	0	0	1	Load WS OTP	Load OTP of Waveform Setting
												The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	32	0	0	1	1	0	0	1	0	Write LUT register	Write LUT register from MCU interface [227 bytes], which contains the content of
0	1		A ₇	A ₆	A 5	A ₄	A ₃	A ₂	A ₁	A ₀		VS[nX-LUTm], TP[nX], RP[n], SR[nXY], FR
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		and XON[nXY]
0	1		•		•	•	•		•			Refer to Session 6.7 WAVEFORM SETTING
						•						1
0	0	34	0	0	1	1	0	1	0	0	CRC calculation	CRC calculation command For details, please refer to SSD1683 application note.
												BUSY pad will output high during operation.
		0.5										0000
0	0	35	0	0	1	1	0	1	0	1	CRC Status Read	CRC Status Read A[15:0] is the CRC read out value
1	1		A ₁₅			A ₁₂	_		A ₉	A ₈		
-	1		A ₇	A 6	A 5	A ₄	A 3	A ₂	A ₁	A ₀		



Com	ommand Table											
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h]
												The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	37	0	0	1	1	0	1	1	1	Write Posister for Diapley	Write Begister for Display Option
0	1	31	A ₇	0	0	0	0	0	0	0	Option	Write Register for Display Option A[7] Spare VCOM OTP selection
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	'	0: Default [POR]
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	Co		1: Spare
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		B[7:0] Display Mode for WS[7:0]
0	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀		C[7:0] Display Mode for WS[15:8]
0	1		0	F ₆	0	0	F ₃	F ₂	F ₁	F ₀		D[7:0] Display Mode for WS[23:16] 0: Display Mode 1
0	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀		1: Display Mode 2
0	1		H ₇	H ₆	H ₅	H ₄	Нз	H ₂	H ₁	H₀		F[6]: Ping-Pong for Display Mode 2
0	1		I ₇	l 6	I 5	I ₄	l ₃	l ₂	l ₁	lo		0: RAM Ping-Pong disable [POR]
0	1		J_7	J_6	J 5	J ₄	J ₃	J ₂	J ₁	J ₀		1: RAM Ping-Pong enable
												G[7:0]~J[7:0] module ID /waveform version.
												Remarks: 1) A[7:0]~J[7:0] can be stored in OTP 2) RAM Ping-Pong function is not support for Display Mode 1
		00	•	•	_		4					hu:
0	1	38	0 A ₇	0 A ₆	1 A ₅	1 A ₄	1 A ₃	0	0 A ₁	0 A ₀	Write Register for User ID	Write Register for User ID A[7:0]]~J[7:0]: UserID [10 bytes]
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	A ₂	B ₁	B ₀		
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	Co		Remarks: A[7:0]~J[7:0] can be stored in OTP
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
0	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀		
0	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀		
0	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀		
0	1		H ₇	H ₆	H ₅	H ₄	Нз	H ₂	H ₁	H₀		
0	1		I ₇	l 6	I 5	I 4	l ₃	l ₂	l ₁	lo		
0	1		J ₇	J ₆	J 5	J ₄	J ₃	J ₂	J ₁	J ₀		
0	0	39	0	0	1	1	1	0	0	1	OTP program mode	OTP program mode
0	1	55	0	0	0	0	0	0	A ₁	A ₀	on programmode	A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage
												Remark: User is required to EXACTLY follow the reference code sequences



Com	man	d Ta	ble											
	D/C#		D7	D6	D5	D4	D3	D2	D1	DO	Command	Description		
0	0	3C	0	0				1	0	0	Border Waveform Control	-	r wayafarm far VPD	
0	1	30	A ₇	A ₆	1 A ₅	1 A ₄	0	0	A ₁	A ₀	Border Wavelorm Control	A[7:0] = C0h	[POR], set VBD as HIZ.	
													ct VBD option	
												A[7:6]	Select VBD as	
												00	GS Transition,	
												<u></u>	Defined in A[2] and A[1:0]	
												01	Fix Level,	
													Defined in A[5:4]	
												10	VCOM	
												11[POR]	HiZ	
													evel Setting for VBD	
												A[5:4]	VBD level	
												00	VSS	
												01	VSH1	
												10	VSL	
												11	VSH2	
													ransition setting for VBD	
												VBD Level S		
												00b: VCOM; 01b: VSH1;		
												10b: VSL; 11		
												A[1:0]	VBD Transition	
												00	LUT0	
												01	LUT1	
												10	LUT2	
												11	LUT3	
L														
0	0	3F	0	0	1	1	1	1	1	1	End Option (EOPT)	Option for LL	JT end	
0	1		A ₇	A ₆	A 5	A ₄	A ₃	A ₂	A ₁	A ₀		Set this byte	to 22h	
0	0	41	0	1	0	0	0	0	0	1	Read RAM Option	Read RAM C	Option	
0	1		0	0	0	0	0	0	0	A ₀	·	A[0] = 0 [POF		
0	'		U	"	"	0	0	0	0	^0			M corresponding to RAM0x24	
												1 : Read RAI	M corresponding to RAM0x26	
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address		tart/end positions of the	
0	1		0	0	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Start / End position		ess in the X direction by an	
0	1		0	0	B ₅	B ₄	B ₃	B ₂	Bı	Bo	1	address unit	for RAM	
"			U	U	D5	D4	D 3	D2	D1	D 0				
												A[5:0]: XSA[5:0], XStart, POR = 00h	
												B[5:0]: XEA[5:0], XEnd, POR = 31h	
<u> </u>											1			
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y- address		tart/end positions of the	
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Start / End position		ess in the Y direction by an	
0	<u>.</u>		0	0	0	0	0	0	0	A ₈	-	address unit	for RAM	
					_	_	_	_		_	-			
0	1		B ₇	B ₆	B ₅	B ₄	Вз	B ₂	B ₁	B ₀	_		3:0], YStart, POR = 000h	
0	1		0	0	0	0	0	0	0	B ₈		B[8:0]: YEA[8	3:0], YEnd, POR = 12Bh	
0	0	46	0	1	0	0	0	1	1	0	Auto Write RED RAM for	Auto Write R	ED RAM for Regular Pattern	
0	1	-,5		_	-	A ₄	0		A ₁	A ₀	Regular Pattern	A[7:0] = 00h		
"	'		A ₇	A 6	A 5	H4	U	A ₂	A1	A0	J	1, 5511	1	
											I.	L		



Com	man	d Ta	ble												
	D/C#			D6	D5	D4	D3	D2	D1	D0	Command	Descripti	on		
												A[7]: The A[6:4]: Ste	1st step va ep Height,	POR=00	
												A[6:4]	Height	A[6:4]	Height
												000	8	100	128
												001	16	101	256
												010	32	110	300
												011	64	111	NA
												Step of all to Source		X-direction	on according
												A[2:0]	Width	A[2:0]	Width
												000	8	100	128
												001	16	101	256
												010	32	110	400
												011	64	111	NA
												BUSY pag operation.		ut high du	ring
0	0	47	0	1	0	0	0	1	1	1	Auto Write B/W RAM for	Auto Write	e B/W RAI	M for Regi	ular Pattern
0	1	.,	A ₇	A ₆	A ₅	A ₄	0	A ₂	A ₁	A ₀	Regular Pattern	A[7:0] = 0		. Tor Trog	
												A[6:4]: Ste	1st step va ep Height, ter RAM in Height	POR=00	n = 0 0 on according Height
												000	8	100	128
												001	16	101	256
												010	32	110	300
												011	64	111	NA
												to Source A[2:0] 000	ter RAM ir Width 8	A[2:0]	Width 128
												001	16	101	256
					1							010	32	110	400
												011	64	111	NA
			,									During op high.	eration, B	USY pad	will output
					-				1000		I				
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address				AM X address
0	1		0	0	A 5	A ₄	A_3	A ₂	A ₁	A ₀	counter	in the add	ress coun	ter (AC)	
	ш														



Com	man	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
												A[5:0]: 00h [POR].
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address	Make initial settings for the RAM Y address
0	1		A ₇	A ₆	A 5	A ₄	A 3	A ₂	A ₁	A ₀	counter	in the address counter (AC)
0	1		0	0	0	0	0	0	0	A 8		A[8:0]: 000h [POR].
0	0	7F	0	1	1	1	1	1	1	1	NOP	This command is an empty command; it does not have any effect on the display module. However it can be used to terminate Frame Memory Write or Read Commands.



8. Optical Specifications

Measurements are made with that the illumination is under an angle of 45 degree, the detection is perpendicular unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур.	Max	Units	Notes
R	White Reflectivity	White	30	35	ı	%	8-1
CR	Contrast Ratio	Indoor	8:1		-		8-2
GN	2Grey Level	-		DS+(WS-DS)*n(m-1)		A	8-3
T update	Image update time	at 25 °C		14	-	sec	
Life		Topr		1000000times or 5years			

Notes:

- 8-1. Luminance meter: Eye-One Pro Spectrophotometer.
- 8-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.
- 8-3. WS: White state, DS: Dark state

9. Handling, Safety and Environment Requirements

Warning

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

Caution

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components. Disassembling the display module.

Disassembling the display module can cause permanent damage and invalidates the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status								
Product specification	This data sheet contains final product specifications.							
	Limiting values							

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC

134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.




10.Reliability test


NO	Test items	Test condition
1	Low-Temperature Storage	T = -25°C, 240 h Test in white pattern
2	High-Temperature Storage	T=60°C, RH=40%, 240h Test in white pattern
3	High-Temperature Operation	T=40°C, RH=35%, 240h
4	Low-Temperature Operation	0°C, 240h
5	High-Temperature, High-Humidity Operation	T=40°C, RH=80%, 240h
6	High Temperature, High Humidity Storage	T=50°C, RH=80%, 240h Test in white pattern
7	Temperature Cycle	1 cycle:[-25°C 30min]→[+60 °C 30 min] : 50 cycles Test in white pattern
8	UV exposure Resistance	765W/m² for 168hrs,40 °C Test in white pattern
9	ESD Gun	Air+/-15KV;Contact+/-8KV (Test finished product shell, not display only) Air+/-8KV;Contact+/-6KV (Naked EPD display, no including IC and FPC area) Air+/-4KV;Contact+/-2KV (Naked EPD display, including IC and FPC area)

Note: Put in normal temperature for 1hour after test finished, display performance is ok.

11. Block Diagram



12. Reference Circuit





13. Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh black-white E-paper Display and three-color (black, white and red/Yellow) Good Display 's E-paper Display. And it is also added the functions of USB serial port, Raspberry Pi and LED indicator light ect.

DESPI Development Kit consists of the development board and the pinboard.


More details about the Development Kit, please click to the following link:

https://www.good-display.com/product/53/



14. Typical Operating Sequence

14.1 Normal Operation Flow





14.2 Normal Operation Reference Program Code

ACTION	VALUE/DATA	COMMENT
	POWER ON	1
delay	10ms	
PIN CONFIG	·	
RESE#	low	Hardware reset
delay	200us	
RESE#	high	
delay	200us	
Read busy pin		Wait for busy low
Command 0x12		Software reset
Read busy pin		Wait for busy low
Command 0x01	Data0x2b 0x01 0x00	Set display size and driver output control
Command 0x11	Data 0x01	Ram data entry mode
Command 0x44	Data 0x00 0x31	Set Ram X address
Command 0x45	Data 0x2b 0x01 0x00 0x00	Set Ram Y address
Command 0x3C	Data 0x01	Set border
	LOAD IMAGE AND	UPDATE
Command 0x4E	Data 0x00	Set Ram X address counter
Command 0x4F	Data 0x2b 0x00	Set Ram Y address counter
Command 0x24	Data 0xXX, 0xXX	Write B/W image data into to Register 0x24 RAM
Command 0x4E	Data 0x00	Set Ram X address counter
Command 0x4F	Data 0x2b 0x00	Set Ram Y address counter
Command 0x26	Data 0xXX, 0xXX	Write Red image data into Register 0x26 RAM
Command 0x20		
Read busy pin		
Command 0x10	Data 0X01	Enter deep sleep mode
	POWER OF	F



15. Inspection condition


15. 1 Environment

Temperature: $25\pm3^{\circ}$ C Humidity: $55\pm10^{\circ}$ RH


15. 2 Illuminance

Brightness:1200~1500LUX;distance:20-30CM;Angle:Relate 45°surround.

15. 3 Inspection method.



15. 4 Display area





15. 5 Inspection standard

15. 5.1 Electric inspection standard

NO.	Item	Standard	Defect level	Method	Scope
1	Display	Display complete Display uniform	MA		
2	Black/White spots	D≤0.25mm, Allowed 0.25mm < D≤0.4mm on N≤3, and Distance≥5mm 0.4mm < D Not Allow	MI	Visual inspection	
3	Black/White spots (No switch)	L \leq 0.6mm, W \leq 0.2mm, N \leq 1 L \leq 2.0mm,W $>$ 0.2mm, Not Allow L $>$ 0.6mm, Not Allow		Visual/ Inspection card	Zone A
4	Ghost image	Allowed in switching process	MI	Visual inspection	
5	Flash spots/ Larger FPL size	Flash spots in switching, Allowed FPL size larger than viewing area, Allowed	MI	Visual/ Inspection card	Zone A Zone B
6	Display wrong/Missing	All appointed displays are showed correct	MA	Visual inspection	Zone A
7	Short circuit/ Circuit break/ Display abnormal	Not Allow			




15.5.2 Appearance inspection standard.

NO.	Item	Standard	Defect level	Method	Scope
1	B/W spots /Bubble/ Foreign bodies/ Dents	D=(L+W)/2 D \leq 0.25mm, Allowed 0.25mm \leq D \leq 0.4mm, N \leq 3 D \geq 0.4mm, Not Allow	MI	Visual inspection	Zone A
2	Glass crack	Not Allow	MA	Visual	Zone A Zone B
3	Dirty	Allowed if can be removed	MI	/ Microscope	Zone A Zone B
4	Chips/Scratch/ Edge crown	$X \le 3 \text{mm}, Y \le 0.5 \text{mm}$ $X \le 3 \text{mm}, Y \le 0.5 \text{mm}$ $2 \text{mm} \le X \text{ or } 2 \text{mm} \le Y \text{ Allow}$ $2 \text{mm} \le X \text{ or } 2 \text{mm} \le Y \text{ Allow}$ $2 \text{mm} \le X \text{ or } 2 \text{mm} \le Y \text{ Allow}$ $3 \text{mm} \le X \le 0.1 \text{mm}, 1 \le 0.1 \text{mm}$ $4 \text{mm} \le X \le 0.1 \text{mm}$	MI	Visual / Microscope	Zone A Zone B
5	Substrate color difference	Allowed			
6	FPC broken/ Goldfingers exidation/ scratch	Not Allow	MA	Visual / Microscope	Zone B



7	PCB damaged/ Poor welding/ Curl	PCB(Circuit area)damaged Not Allow PCB Poor welding Not Allow PCB Curl≤1%			
8	Edge Adhesives height/FPL/ Edge adhesives bubble	Edge Adhesives height≤ Display surface Edge adhesives seep in≤1/2 Margin width FPL tolerance ±0.3mm Edge adhesives bubble: bubble Width ≤1/2 Margin width; Length ≤0.5mm。 n≤3	MI	Visual / Ruler	Zone B
9	Protect film	Surface scratch but not effect protect function, Allow		Visual Inspection	

16. Packing





17. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL /EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.
- (7) For more precautions, please click on the link: https://www.good-display.com/news/80.html