

E-paper Display Series



GDEY029Z95

Dalian Good Display Co., Ltd.



Product Specifications





Customer	Standard
Description	2.9" E-PAPER DISPLAY
Model Name	GDEY029Z95
Date	2023/11/19
Revision	1.0

Design Engineering				
Approval Check Design				
宝刘印玉	燕修印凤	之印良		

No.18, Zhonghua West ST, Ganjingzi DST, Dalian, CHINA

Tel: +86-411-84619565

Email: info@good-display.com Website: www.good-display.com



REVISION HISTORY

Rev	Date	Item	Page	Remark
1.0	MAY.19.2021	Preliminary	ALL	



CONTENTS

1.	Over View	6
2.	Features	6
3.	Mechanical Specification	6
4.	Mechanical Drawing of EPD Module	7
5.	Input/output Pin Assignment	8
6.	Electrical Characteristics	9
	6.1 Absolute Maximum Rating	9
	6.2 Panel DC Characteristics	10
	6.3 Panel AC Characteristics	11
	6.3.1 MCU Interface Selection	11
	6.3.2 MCU Serial Interface (4-wire SPI)	11
	6.3.3 MCU Serial Interface (3-wire SPI)	12
	6.3.4 Interface Timing	14
7.	Command Table	15
8.	Optical Specification	27
9.	Handling, Safety, and Environment Requirements	27
10	Reliability Test	28



11.	Block Diagram	29
12.	Reference Circuit	.30
13.	Matched Development Kit	. 31
14.	Typical Operating Sequence	.32
	14.1 Normal Operation Flow	32
	14.2 Normal Operation Reference Program Code	33
15.	Inspection condition	34
	15.1 Environment	
	15.2 Illuminance	34
	15.3 Inspect method	34
	15.4 Display area	34
	15.5 Inspection standard	35
	15.5.1 Electric inspection standard	35
	15.5.2 Appearance inspection standard	36
16.	Packaging	38
17.	Precautions	39



1. General Description

GDEY029Z95 is an Active Matrix Electrophoretic Display (AM EPD), with interface and a reference system design. The 2.9inch active area contains 296×128 pixels. The module is a TFT-array driving electrophoresis display, with integrated circuits including gate driver, source driver, MCU interface, timing controller, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label (ESL) System.

2. Features


- 296×128 pixels display
- High contrast High reflectance
- Ultra wide viewing angle Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Waveform can stored in On-chip OTP or written by MCU
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I2C signal master interface to read external temperature sensor
- Built-in temperature sensor
- With black white, red display color

3. Mechanical Specifications

Parameter Specifications		Unit	Remark
Screen Size	2.9	Inch	
Display Resolution	296(H)×128(V)	Pixel	DPI:112
Active Area	29.056×66.896	mm	
Pixel Pitch	0.227×0.226	mm	
Pixel Configuration	Rectangle		
Outline Dimension	36.7(H)×79.0 (V) ×1.20(D)	mm	
Weight	5.5±0.5	g	



4. Mechanical Drawing of EPD module





5. Input / Output Terminals

No.	Name	I/O	Description	Remark
1	NC		Do not connect with other NC pins	Keep Open
2	GDR	О	N-Channel MOSFET Gate Drive Control	
3	RESE	I	Current Sense Input for the Control Loop	
4	NC	NC	Do not connect with other NC pins	Keep Open
5	VSH2	С	Positive Source driving voltage(Red)	
6	TSCL	О	I ² C Interface to digital temperature sensor Clock pin	
7	TSDA	I/O	I ² C Interface to digital temperature sensor Data pin	
8	BS1	I	Bus Interface selection pin	Note 5-5
9	BUSY	О	Busy state output pin	Note 5-4
10	RES#	I	Reset signal input. Active Low.	Note 5-3
11	D/C#	I	Data /Command control pin	Note 5-2
12	CS#	I	Chip select input pin	Note 5-1
13	SCL	I	Serial Clock pin (SPI)	
14	SDA	I/O	Serial Data pin (SPI)	
15	VDDIO	P	Power Supply for interface logic pins It should be connected with VCI	
16	VCI	P	Power Supply for the chip	
17	VSS	P	Ground	
18	VDD	C	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS	
19	VPP	P	FOR TEST	
20	VSH1	C	Positive Source driving voltage	
21	VGH	C	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	C	Negative Source driving voltage	
23	VGL	С	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	C	VCOM driving voltage	



I = Input Pin, O = Output Pin, I/O = Bi-directional Pin (Input/output), P = Power Pin, C = Capacitor Pin

Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU

communication only when CS# is pulled LOW.

Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4-wire SPI mode.

When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin is Busy state output pin. When Busy is High, the operation of chip should not be interrupted, command should not be sent. The chip would put Busy pin High when -Outputting display waveform -Communicating with digital temperature sensor

Note 5-5: Bus interface selection pin

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
Н	3- lines serial peripheral interface(SPI) - 9 bits SPI

6. Electrical Characteristics

6.1 Absolute Maximum Rating

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +4.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic Output voltage	VOUT	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	0 to +40	° C
Storage Temp range	TSTG	-25 to+70	° C
Optimal Storage Temp	TSTGo	23±2	° C
Optimal Storage Humidity	HSTGo	55±10	%RH

Note:

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.




6.2 Panel DC Characteristics

Parameter	Symbol	Conditions	Applica ble pin	Min.	Тур.	Max	Units
Single ground	V_{SS}	-		-	0	-	V
Logic supply voltage	V_{CI}	-	VCI	2.2	3.0	3.7	V
Core logic voltage	$V_{ ext{DD}}$		VDD	1.7	1.8	1.9	V
High level input voltage	V_{IH}	-	-	$0.8~V_{\rm CI}$	-	-	V
Low level input voltage	$V_{\rm IL}$	-	-	-	-	0.2 V _{CI}	V
High level output voltage	V_{OH}	IOH = -100uA	-	0.9 VCI	-	-	V
Low level output voltage	V_{OL}	IOL = 100uA	-	-	4-	0.1 V _{CI}	V
Typical power	P_{TYP}	V _{CI} =3.0V	-	-	24.9	-	mW
Deep sleep mode	P _{STPY}	V _{CI} =3.0V	-	-	0.006	-	mW
Typical operating current	Iopr_V _{CI}	$V_{\rm CI} = 3.0 \rm V$	-	-	8.3	-	mA
Full update time	-	25 °C	-	-	22	-	sec
Fast update time	-	25 °C	-	-	16	-	sec
Partial update time	-	25 °C	-	_	1.8	-	sec
Sleep mode current	Islp_V _{CI}	DC/DC off No clock No input load Ram data retain	-	-	20	-	uA
Deep sleep mode current	Idslp_V _{CI}	DC/DC off No clock No input load Ram data not retain	-	-	2	-	uA

Notes:

- 1.The typical power is measured with following transition from horizontal 2 scale pattern to vertical 2 scale pattern.
- 2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.
- 3.The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by GOOD DISPLAY





6.3 Panel AC Characteristics

6.3.1 MCU Interface Selection

The pin assignment at different interface mode is summarized in Table 6-4-1. Different MCU mode can be set by hardware selection on BS1 pins. The display panel only supports 4-wire SPI or 3-wire SPI interface mode.

Pin Name	Data/Comma	nd Interface	(Control Signa	l
Bus interface	SDA	SCL	CS#	D/C#	RES#
BS1=L 4-wire SPI	SDA	SCL	CS#	D/C#	RES#
BS1=H 3-wire SPI	SDA	SCL	CS#	L	RES#

6.3.2 MCU Serial Interface (4-wire SPI)

The serial interface consists of serial clock SCL, serial data SDA, D/C#, CS#. This interface supports Write mode and Read mode.

Function	CS#	D/C#	SCL
Write command	L	L	1
Write data	L	Н	1

Note: † stands for rising edge of signal

In the write mode SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM /Data Byte register or command Byte register according to D/C# pin.

CS#

D/C#

SCL

SDA (Write Mode)

Register

Register

Parameter

Figure 6-1: Write procedure in 4-wire SPI mode

In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7,D6, ...D0 with D/C# keep low.
- 3. After SCL change to low for the last bit of register, D/C# need to drive to high.
- 4. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ...D0.
- 5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.




Figure 6-2: Read procedure in 4-wire SPI mode

6.3.3 MCU Serial Interface (3-wire SPI)


The 3-wire serial interface consists of serial clock SCL, serial data SDA and CS#. This interface also supports Write mode and Read mode.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Function	CS#	D/C#	SCL
Write command	L	Tie	†
Write data	L	Tie	1

Note: ↑ stands for rising edge of signal

Figure 6-3: Write procedure in 3-wire SPI mode



In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- 2.D/C=0 is shifted thru SDA with one rising edge of SCL
- 3.SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0.
- 4.D/C=1 is shifted thru SDA with one rising edge of SCL
- 5.SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
- 6.Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.





Figure 6-4: Read procedure in 3-wire SPI mode



6.3.4 Interface Timing

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =25°C.



Serial Interface Timing Characteristics

 $(VCI - VSS = 2.2V \text{ to } 3.7V, TOPR = 25^{\circ}C, CL=20pF)$

Write mode

Symbol	Parameter	Min	Тур	Max	Unit
f _{SCL}	SCL frequency (Write Mode)	1		20	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	60	1.00	-	ns
tcshlD	Time CS# has to remain low after the last falling edge of SCLK	65	1.00	-	ns
tсsнівн	Time CS# has to remain high between two transfers	100	- 4	-	ns
tscLHIGH	Part of the clock period where SCL has to remain high	25	- 4	100	ns
tscLLow	Part of the clock period where SCL has to remain low	25	- 4	-	ns
tsisu	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10	100	-	ns
tsihld	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40	114	-	ns

Read mode

Symbol	Parameter	Min	Тур	Max	Unit
f _{SCL}	SCL frequency (Read Mode)	il lut.	19.	2.5	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	100	F-41	-	ns
tcshld	Time CS# has to remain low after the last falling edge of SCLK	50	1.8	-	ns
tcsнigh	Time CS# has to remain high between two transfers	250	-	-	ns
tscLHIGH	Part of the clock period where SCL has to remain high	180	G-F	-	ns
tscllow	Part of the clock period where SCL has to remain low	180	1.87	1, 8,	ns
tsosu	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL	-	50	1.6	ns
tsohld	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL	-	0	-	ns



7.Command Table

_	man D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Command	Descripti	on		
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setti	E-100		
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Direct Surpar Solition], 296 MU	X
	-			_	201111			_	_	_	-	MUX Gate	e lines se	tting as (A	[8:0] + 1)
0	1		0	0	0	0	0	0 B ₂	0 B ₁	A ₈ B ₀		B [2:0] = 0 Gate scar B[2]: GD Selects th GD=0 [PC G0 is the output sec GD=1, G1 is the output sec B[1]: SM Change s SM=0 [PC G0, G1, G interlaced SM=1, G0, G2, G B[0]: TB	ono [POR nning sequence is quence is canning con [POR], and con [P	put Gate putput cha G0,G1, G0, G1, G0, G1, G0, G1, G1, G1, G1, G1, G1, G1, G1, G1, G1	nnel, gate 2, G3, nnel, gate 33, G2, te driver. ad right ga
0	0	03	0	0	0	0	0	0	1	1	Gate Driving voltage		can from (from G0 G295 to G	
0	1		0	0	0	A ₄	A ₃	A ₂	A ₁	Ao	Control	A[4:0] = 0	0h [POR]		
														0V to 20V	
												A[4:0]	VGH	A[4:0]	VGH
									E .	1		001	00	ODI	
												00h	20	0Dh	15
												03h	10	0Eh	15 15.5
												03h 04h	10 10.5	0Eh 0Fh	15 15.5 16
												03h 04h 05h	10 10.5 11	0Eh 0Fh 10h	15 15.5 16 16.5
												03h 04h 05h 06h	10 10.5 11 11.5	0Eh 0Fh 10h 11h	15 15.5 16 16.5 17
												03h 04h 05h 06h 07h	10 10.5 11 11.5 12	0Eh 0Fh 10h 11h 12h	15 15.5 16 16.5 17 17.5
												03h 04h 05h 06h 07h 08h	10 10.5 11 11.5 12 12.5	0Eh 0Fh 10h 11h 12h 13h	15 15.5 16 16.5 17 17.5 18
												03h 04h 05h 06h 07h 08h 07h	10 10.5 11 11.5 12 12.5 12	0Eh 0Fh 10h 11h 12h 13h 14h	15 15.5 16 16.5 17 17.5 18 18.5
												03h 04h 05h 06h 07h 08h 07h	10 10.5 11 11.5 12 12.5 12 12.5	0Eh 0Fh 10h 11h 12h 13h 14h	15 15.5 16 16.5 17 17.5 18 18.5
												03h 04h 05h 06h 07h 08h 07h 08h 09h	10 10.5 11 11.5 12 12.5 12 12.5 13	0Eh 0Fh 10h 11h 12h 13h 14h 15h	15 15.5 16 16.5 17 17.5 18 18.5 19
												03h 04h 05h 06h 07h 08h 07h	10 10.5 11 11.5 12 12.5 12 12.5	0Eh 0Fh 10h 11h 12h 13h 14h	15 15.5 16 16.5 17 17.5 18 18.5



E 100		d Tal		De	DE	D4	Da	Da	D4	DA	C			Description
	D/C#	9,7500	D7	D6	D5	D4	D3	D2	D1	D0	Comn	The second second		Description
0	0	04	0	0	0	0	0	1	0	0		e Driving	voltage	Set Source driving voltage
0	1		A ₇	A_6	A ₅	A ₄	Аз	A ₂	A ₁	Ao	Contro	ol		A[7:0] = 41h [POR], VSH1 at 15V
0	1		B ₇	B ₆	B ₅	B ₄	Вз	B ₂	B ₁	Bo	1			B [7:0] = A8h [POR], VSH2 at 5V.
0	1		C ₇	C ₆	C ₅	C ₄	Сз	C ₂	C ₁	Co	1			C[7:0] = 32h [POR], VSL at -15V Remark: VSH1>=VSH2
_		- 1	0/	06	O 5	04	03							
/SI		= 1, SH2 \	oltag	je se	tting	from	2.4V	VS	7]/B[7 SH1/\ 17V			e setting	from 9V	C[7] = 0, VSL setting from -5V to -17V
	.8V B[7:0]	VSH	1/VSH2	I A/E	[7:0]	VSH1	/VSH2		A/B[7:0]	VS	H1/VSH2	A/B[7:0]	VSH1/VSH2	C[7:0] VSL
	8Eh	_	2.4	_	Fh		.7		23h		9	3Ch	14	0Ah -5
	8Fh	_	2.5	_	0h	_	.8		24h		9.2	3Dh	14.2	0Ch -5.5
	90h	_	2.6	_	1h		6		25h		9.4	3Eh	14.4	0Eh -6
	91h 92h	_	2.7	-	2h 3h	_	.1	-	26h 27h	+	9.6	3Fh 40h	14.6 14.8	10h -6.5
	93h	_	2.9	_	4h	_	.2	\vdash	28h	+	10	41h	15	12h -7
	94h		3		5h	_	.3		29h		10.2	42h	15.2	14h -7.5
	95h		3.1	_	6h	_	.4		2Ah		10.4	43h	15.4	16h -8
	96h	_	3.2	_	7h		.5		2Bh	-	10.6	44h	15.6	18h -8.5
	97h 98h	_	3.3	_	8h 9h		.6		2Ch 2Dh	+	10.8	45h 46h	15.8 16	1Ah -9
	99h	-	3.5	_	Ah	_	.8		2Eh	+	11.2	47h	16.2	1Ch -9.5
_	9Ah	_	3.6	_	Bh	_	.9		2Fh		11.4	48h	16.4	1Eh -10 20h -10.5
	9Bh	-	3.7	-	Ch	-	7		30h		11.6	49h	16.6	20h -10.5
	9Ch		3.8	_	Dh		.1		31h		11.8	4Ah	16.8	24h -11.5
	9Dh 9Eh		3.9 4	_	Eh Fh		.2	-	32h 33h	+	12.2	4Bh Other	17 NA	26h -12
	9Fh		4.1	_	Oh.		.4	\vdash	34h	+	12.4	Other	INA	28h -12.5
_	A0h		4.2	_	1h		.5		35h		12.6			2Ah -13
	A1h		4.3	C	2h	7	.6		36h		12.8			2Ch -13.5
	A2h	_	4.4	_	3h	_	.7		37h		13			2Eh -14
	A3h	-	4.5	_	4h 5h		.8	-	38h		13.2			30h -14.5
	A4h A5h	_	4.6 4.7	_	6h		.9 B	\vdash	39h 3Ah		13.6			32h -15
_	A6h	_	4.8	_	7h		.1		3Bh		13.8			34h -15.5
-	A7h		4.9	C	8h	8	.2	_						36h -16
	A8h		5	_	9h		.3							38h -16.5
	A9h AAh		5.1	_	Ah Bh	_	.5							3Ah -17 Other NA
	ABh	_	5.3	_	Ch		.6							Other IVA
	ACh		5.4		Dh	_	.7							
	ADh		5.5	С	Eh	8	.8							
-	AEh		5.6	0	ther	N	IA							
)	0	08	0	0	0	0	1	0	0	0	Initial	Code Se	ting	Program Initial Code Setting
	0	00	0	U	0	0	'	0				Program	uiig	Togram miliai Code Cetting
												rogram		The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	09	0	0	0	0	1	0	0	1	Write	Register	for Initial	Write Register for Initial Code Setting
)	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	Ao		Setting		Selection
)	-								_					A[7:0] ~ D[7:0]: Reserved
_	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	-			Details refer to Application Notes of Init
)	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	Co				Code Setting
)	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀				
0	0	0A	0	0	0	0	1	0	1	0		Register Setting	for Initial	Read Register for Initial Code Setting



	man D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start	Booster Enable with Phase 1, Phase 2 and Phase
0	1		1	A ₆	A ₅	A ₄	A ₃	A ₂	-	Ao	Control	for soft start current and duration setting.
0	1		1	B ₆	B ₅	B ₄	Вз	B ₂	_			A[7:0] -> Soft start setting for Phase1
0	1		1	C ₆	C ₅	C ₄	C ₃	C ₂	_	_	-	= 8Bh [POR] B[7:0] -> Soft start setting for Phase2
0	1		0	0	D ₅	D ₄	D ₃	D ₂	_	_	-	= 9Ch [POR]
U	'		U	0	D ₅	D4	D ₃	D ₂	D1			C[7:0] -> Soft start setting for Phase3 = 96h [POR] D[7:0] -> Duration setting = 0Fh [POR] Bit Description of each byte:
												A[6:0] / B[6:0] / C[6:0]:
												Bit[6:4] Driving Strength Selection
												000 1(Weakest)
												001 2
												010 3
												011 4
												100 5
												101 6
												110 7
												111 8(Strongest)
												Bit[3:0] Min Off Time Setting of GDR [Time unit]
												0000 NA
												0011
												0100 2.6
												0101 3.2
												0110 3.9
												0111 4.6
												1000 5.4
												1001 6.3
												1010 7.3
												1011 8.4 1100 9.8
												1100 9.8 1101 11.5
												1110 13.8
												1111 16.5
												D[5:0]: duration setting of phase D[5:4]: duration setting of phase 3 D[3:2]: duration setting of phase 2 D[1:0]: duration setting of phase 1 Bit[1:0]
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep mode	Deep Sleep mode Control:
0	1	10	0	0	0	0	0	0	A ₁	Ao	Doop Gleep Hode	A[1:0]: Description
-			9		9		,	5	131	, 10		00 Normal Mode [POR]
												01 Enter Deep Sleep Mode 1
												11 Enter Deep Sleep Mode 2
						After this command initiated, the chip venter Deep Sleep Mode, BUSY pad wikeep output high. Remark: To Exit Deep Sleep mode, User require to send HWRESET to the driver						



_	man D/C#	_		D6	D5	D4	D3	D2	D1	D0	Command	Description
		7 1000			3000							
0	0 1	11	0	0	0	1 0	0	0 A ₂	0 A ₁	1 Ao	Data Entry mode setting	Define data entry sequence A[2:0] = 011 [POR] A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 –Y decrement, X decrement, 01 –Y decrement, X increment, 10 –Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in
0	0	12	0	0	0	1	0	0	1	0	SW RESET	the X direction. [POR] AM = 1, the address counter is updated in the Y direction. It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection A[7:0] = 00h [POR] The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	1		0	A ₆	A ₅	A ₄	0	A ₂	A ₁	Ao		A[6:4]=n for cool down duration: 10ms x (n+1) A[2:0]=m for number of Cool Down Loop to detect. The max HV ready duration is 10ms x (n+1) x (m) HV ready detection will be trigger after each cool down time. The detection will be completed when HV is ready. For 1 shot HV ready detection, A[7:0] can be set as 00h.



_	man D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection
0	1	10	0	0	0	0	0	A ₂	A ₁	Ao	VOI Detection	A[2:0] = 100 [POR] , Detect level at 2.3V
												A[2:0] : VCI level Detect
												A[2:0] VCI level
												011 2.2V
												100 2.3V
												101 2.4V
												110 2.5V
												111 2.6V
												Other NA
												The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. After this command initiated, VCI detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	0	18	0	0	0	1	1	0	0	0	Temperature Sensor	Temperature Sensor Selection
0	1	10	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	Ao	Control	A[7:0] = 48h [POR], external
U			A7	A6	A5	A4	A ₃	A ₂	A ₁	A ₀	SO/INI SI	temperatrure sensor A[7:0] = 80h Internal temperature sensor
0	0	1A	0	0	0	1	1	0	1	0	Temperature Sensor	Write to temperature register.
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	Ao	Control (Write to	A[7:0] = 7Fh [POR]
											temperature register)	
0	0	1B	0	0	0	1	1	0	1	1	Temperature Sensor	Read from temperature register.
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	Ao	Control (Read from	
											temperature register)	
0	0	1C	0	0	0	1	1	1	0	0	Temperature Sensor	Write Command to External temperature
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	Ao	Control (Write Command	sensor.
0	1		B ₇	B ₆	B ₅	B ₄	Вз	B ₂	B ₁	Bo	to External temperature sensor)	A[7:0] = 00h [POR], B[7:0] = 00h [POR],
0	1		C ₇	C ₆	C ₅	C ₄	Сз	C ₂	C ₁	Co	Selisol)	C[7:0] = 00h [POR],
			177									o[r.o] con [r ort],
												A[7:6]
												A[7:6] Select no of byte to be sent
												00 Address + pointer 01 Address + pointer + 1st parameter
												Address + pointer + 1st parameter +
												2nd pointer
												11 Address A[5:0] – Pointer Setting
												B[7:0] – 1 st parameter
												C[7:0] – 2 nd parameter
												The command required CLKEN=1. Refer to Register 0x22 for detail.
												After this command initiated, Write Command to external temperature sensor starts. BUSY pad will output high during operation.
0	0	1F	0	0	0	1	1	1	1	1	IC revision Read	Read IC revision [POR 0x0D]
1	1	1	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	Ao		[Sit swall
1	1		1	76	_\o	~ 4	13	112	A1	70		



	man									1 = 1		I-AMERICAN IN						
/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description						
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence						
												The Display Update Sequence Option is located at R22h.						
												BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel images.						
0	0	21	0	0	1	0	0	0	0	1	Display Update Control	RAM content option for Display Update A[7:0] = 00h [POR]						
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		B[7:0] = 00h [POR]						
0	1		B ₇	0	0	0	0	0	0	0		AI7:41 Ped PAM ention						
												A[7:4] Red RAM option 0000 Normal						
												0100 Bypass RAM content as 0						
												1000 Inverse RAM content						
											A[3:0] BW RAM option							
											0000 Normal 0100 Bypass RAM content as 0							
												1000 Inverse RAM content						
												B[7] Source Output Mode						
												Available Source from S0 to S175 Available Source from S8 to S167						
0	0	24	0	0	1	0	0	1	0		Write RAM (Black White) / RAM 0x24	written into the BW RAM until another command is written. Address pointers will advance accordingly For Write pixel:						
												Content of Write RAM(BW) = 1 For Black pixel:						
												Content of Write RAM(BW) = 0						
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly.						
												For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0						
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the						
												MCU bus will fetch data from RAM. According to parameter of Register 41h to select reading RAM0x24/ RAM0x26, until another command is written. Address pointers will advance accordingly.						
												The 1 st byte of data read is dummy data.						
												The 1st byte of data read is duffiffly data.						



/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	22	0 A ₇	0 A ₆	1 A ₅	0 A ₄	0 A ₃	0 A ₂	1 A ₁	0 A ₀	Display Update Control 2	Display Update Sequence Opti Enable the stage for Master Ac A[7:0]= FFh (POR)	on: tivation
												Operating sequence	Parameter (in Hex)
												Enable clock signal	80
												Disable clock signal	01
												Enable clock signal → Enable Analog	CO
												Disable Analog → Disable clock signal	03
												Enable clock signal → Load LUT with DISPLAY Mode 1 → Disable clock signal	91
												Enable clock signal → Load LUT with DISPLAY Mode 2 → Disable clock signal	99
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 1 → Disable clock signal	B1
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 2 → Disable clock signal	В9
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 1 → Disable Analog → Disable OSC	C7
											5	Enable clock signal → Enable Analog → Display with DISPLAY Mode 2 → Disable Analog → Disable OSC	CF
												Enable clock signal →Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 1 → Disable Analog → Disable OSC	F7
												Enable clock signal →Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 2 → Disable Analog → Disable OSC	FF
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing condition for duration defined in 29h befor VCOM value. The sensed VCOM voltage is sensed vcom voltage is sensed vcom voltage is sensed vcom voltage. The command required CLKEN ANALOGEN=1 Refer to Register 0x22 for deta	ore reading stored in I=1 and
												BUSY pad will output high during operation.	ng
0	_	00	0	•	4	•		•		4	VOOM Come - Deserti	Otal line time to the control of	V/CC14
0	0	29	0	0	0	0	1 A ₃	0 A ₂	0 A ₁	1 A ₀	VCOM Sense Duration	Stabling time between entering sensing mode and reading acq	
												A[3:0] = 9h, duration = 10s. VCOM sense duration = (A[3:0]]+1) sec



	man										40000000					
/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descrip	tion			
0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program	VCOM re	gister into	OTP	
												The command required CLKEN=1. Refer to Register 0x22 for detail.				
												BUSY pa	ad will outp n.	out high d	uring	
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM register	Write VC	COM regist	er from M	CU interfa	
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	, rime recom regioner		00h [POR]			
												A[7:0]	VCOM	A[7:0]	VCOM	
												08h	-0.2	44h	-1.7	
												0Ch	-0.3	48h	-1.8	
												10h	-0.4	4Ch	-1.9	
												14h	-0.5	50h	-2	
												18h	-0.6	54h	-2.1	
												1Ch	-0.7	58h	-2.2	
												20h	-0.8	5Ch	-2.3	
												24h	-0.9	60h	-2.4	
												28h	-1	64h	-2.5	
												2Ch	-1.1	68h	-2.6	
												30h	-1.2	6Ch	-2.7	
												34h	-1.3	70h	-2.8	
												38h	-1.4	74h	-2.9	
												3Ch	-1.5	78h	-3	
												40h	-1.6	Other	NA	
_	0	OD.	0	0	4	0	4	4		4	OTD De sister De sal for	Decado		Disaland	D-4:	
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read for Display Option	Read R	legister for	Display (option:	
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Display Option	A[7:0]:	VCOM OT	P Selection	on	
1	1		B ₇	B ₆	B ₅	B ₄	Вз	B ₂	B ₁	Bo			and 0x37,			
1	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	Co						
1	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do			VCOM Re			
1	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	Eo		(Comm	and 0x2C)			
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	Fo		0[7.0]	O[7.0], D:		10	
1	1		G ₇										G[7:0]: Dis			
_				G ₆	G ₅				G ₁	G ₀		[5 bytes	and 0x37,	Dyle B (0	byte F)	
1_	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H ₀		[O Dytes	-1			
1	1		17	16	5	14	13	12	11	l ₀		H[7:0]~	K[7:0]: Wa	veform V	ersion	
1	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	Jo		(Comm	and 0x37,			
1	1		K ₇	K ₆	K ₅	K ₄	K ₃	K ₂	K ₁	K ₀		[4 bytes	s]			
0	0	2E	0	0	1	0	1	1	1	0	User ID Read	Read 10) Byte Use	r ID store	d in OTP	
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀			J[7:0]: Use			
-		-					_						[10 bytes]			
1	1	-4	B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo						
1	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀						
1	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do						
1	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	Eo						
1	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F₁	Fo	1					
1	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	Go						
1	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	Ho						
_				_	_	_										
1	1		17	l 6	15	14	l ₃	l ₂	l ₁	lo						
1	1		J ₇	J_6	J ₅	J_4	J ₃	J_2	J_1	Jo						



	man											
/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x01] A[5]: HV Ready Detection flag [POR=0]
1	1		0	0	A ₅	A4	0	0	A ₁	Ao		0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01]
												Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively.
0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting The contents should be written into RAM before sending this command.
												The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	31	0	0	1	1	0	0	0	1	Load WS OTP	Load OTP of Waveform Setting
												The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
												operation.
						4			4			
0	0	32	0	0	1	1	0	0	1	0	Write LUT register	Write LUT register from MCU interface
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		[227 bytes], which contains the content of VS[nX-LUTm], TP[nX], RP[n], SR[nXY],
0	1		B ₇	B ₆	B ₅	B ₄	Вз	B ₂	B ₁	B ₀		FR and XON[nXY]
0	1		:	:	:	:	:	:	:	:		Refer to Session 6.7 WAVEFORM
0	1				٠			٠	٠			SETTING
0	0	34	0	0	1	1	0	1	0	0	CRC calculation	CRC calculation command For details, please refer to SSD1680A application note.
												BUSY pad will output high during operation.
0	0	35	0	0	1	1	0	1	0	1	CRC Status Read	CRC Status Read
0	0	35	0 A ₁₅	0 A ₁₄	1 A ₁₃	1 A ₁₂	0 A ₁₁	1 A ₁₀	0 A ₉	1 A ₈	CRC Status Read	CRC Status Read A[15:0] is the CRC read out value



	man			-					- 1		La company	I=
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h] The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	37	0	0	1	1	0	1	1	1	Write Register for Display	Write Register for Display Option
0	1	Ο,	A ₇	0	0	0	0	0	0	0	Option	A[7] Spare VCOM OTP selection
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo		0: Default [POR]
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	Co		1: Spare
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	Do		B[7:0] Display Mode for WS[7:0]
0	1		E ₇	E ₆	E ₅	E ₄	Ез	E ₂	E ₁	Eo		C[7:0] Display Mode for WS[15:8]
0	1		0	F ₆	0	0	F ₃	F ₂	F₁	Fo		D[7:0] Display Mode for WS[23:16] 0: Display Mode 1
0	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	Go		1: Display Mode 2
0	1		H ₇	H ₆	H ₅	H ₄	Нз	H ₂	H ₁	Ho		FIGURE District Made 0
0	1		17	16	15	14	l ₃	12	11	I ₀		F[6]: Ping-Pong for Display Mode 2 0: RAM Ping-Pong disable [POR]
0	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	Jo		1: RAM Ping-Pong enable
												G[7:0]~J[7:0] module ID /waveform version. Remarks: 1) A[7:0]~J[7:0] can be stored in OTP 2) RAM Ping-Pong function is not suppo for Display Mode 1
0	0	38	0	0	1	1	1	0	0	0	Write Register for User ID	Write Register for User ID
0	1	-	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	Ao	. The regions for occi 12	A[7:0]]~J[7:0]: UserID [10 bytes]
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo		Demarks: AI7:01- II7:01 can be stored in
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	Co		Remarks: A[7:0]~J[7:0] can be stored in OTP
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
0	1		E ₇	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E₀		
0	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F₁	Fo		
0	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	Go		
0	1		H ₇	H ₆	H ₅	H ₄	Нз	H ₂	H ₁	H₀		
0	1		17	l ₆	15	I ₄	l ₃	l ₂	I ₁	I ₀		
0	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	J ₀		
0	0	39	0	0	1	1	1	0	0	1	OTP program mode	OTP program mode
0	1	55	0	0	0	0	0	0	A ₁	Ao	o i program mode	A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage : User is required to EXACTLY follow the reference code sequences



	man		ble										
R/W#	D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform Control		
0	1		A ₇	A ₆	A ₅	A ₄	0	0	A ₁	A ₀			[POR], set VBD as HIZ. ect VBD option
												A[7:6]	Select VBD as
												00	GS Transition,
													Defined in A[2] and A[1:0]
												01	Fix Level,
													Defined in A[5:4]
												10	VCOM
												11[POR]	HiZ
												A [5:4] Fix Le	evel Setting for VBD
												A[5:4]	VBD level
												00	VSS
												01	VSH1
												10	VSL
												11	VSH2
													VOITE
													ransition setting for VBD
												VBD Level S	
												00b: VCOM	
												10b: VSL; 11	
												A[1:0]	VBD Transition
												00	LUT0
												01	LUT1
												10	LUT2
												11	LUT3
0	1	3F	0 A ₇	0 A ₆	1 A ₅	1 A ₄	1 A ₃	1 A ₂	1 A ₁	1 A ₀	End Option (EOPT)		hould be set for this programmed into Waveform
												07h Sour	ce output level keep lous output before power off
0	0	41	0	1	0	0	0	0	0	1	Read RAM Option	Read RAM C	
0	1		0	0	0	0	0	0	0	Ao		RAM0x24	M corresponding to M corresponding to
_													
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address		start/end positions of the
0	1		0	0	A ₅	A ₄	Аз	A ₂	A ₁	A ₀	Start / End position	address unit	ess in the X direction by an
0	1		0	0	B ₅	B ₄	Вз	B ₂	B ₁	Bo		auuress unit	IOI RAIVI
												A[5:0]: XSA[: B[5:0]: XEA[:	5:0], XStart, POR = 00h 5:0], XEnd, POR = 15h
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y- address	Specify the s	start/end positions of the
0	1	70	A ₇	A ₆	A ₅	A ₄	Аз	A ₂	A ₁	Ao	Start / End position		ess in the Y direction by an
0	1		0	0	0	0	0	0	0	A ₈	and a well to a may	address unit	
-			_		_	-	-	-					
0	1		B ₇	B ₆	B ₅	B ₄	Вз	B ₂	B ₁	B ₀			8:0], YStart, POR = 000h
0	1		0	0	0	0	0	0	0	B ₈		B[8:0]: YEA[8:0], YEnd, POR = 127h
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address		settings for the RAM X
0	1		0	0	A ₅	A ₄	Аз	A ₂	A ₁	A ₀	counter		ne address counter (AC)



_	man D/C#	_	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descripti	on		
0	0	46	0	1	0	0	0	1	01	0	Auto Write RED RAM for	_		M for Dan	ular Datta
		46						_			Regular Pattern			IVI for Reg	jular Pattei
0	1		A ₇	A ₆	A ₅	A ₄	0	A ₂	A ₁	Ao	Regular Fattern	A[7:0] = 00h [POR] A[7]: The 1st step value, POR = A[6:4]: Step Height, POR= 000 Step of alter RAM in Y-direction according to Gate		0	
												A[6:4]	Height	A[6:4]	Height
												000	8	100	128
												000	16		256
														101	
												010	32	110	296
												011	64	111	NA
												Step of al	ep Width, ter RAM ir to Source	X-directi	
												A[2:0]	Width	A[2:0]	Width
												000	8	100	128
												001	16	101	176
												010	32	110	NA
												010	64		
												UTT	04	111	NA
												BUSY pac operation	d will outp	ut high du	ring
)	0	47	0	1	0	0	0	1	1	1	Auto Write B/W RAM for	Auto Write	e B/W RAI	M for Reg	ular Patte
)	1		A ₇	A ₆	A ₅	A ₄	0	A ₂	A ₁	Ao	Regular Pattern	A[7:0] = 0			
												A[6:4]: St		POR= 00	0
												A[6:4]	Height	A[6:4]	Height
												000	8	100	128
												001	16	101	256
												010	32	110	296
												011	64	111	NA
												Step of al according	ep Width, ter RAM ir to Source	X-directi) on
												A[2:0]	Width	A[2:0]	Width
												000	8	100	128
												001	16	101	176
												010	32	110	NA
												011	64	111	NA
													eration, B		
)	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address	Make initi	al settings	for the R	AM Y
)	1		A ₇	A ₆	A ₅	A ₄	Аз	A ₂	A ₁	Ao	counter		the addre	ess count	er (AC)
0	1		0	0	0	0	0	0	0	A ₈		A[8:0]: 00	un [POR].		
0	0	7F	0	1	1	1	1	1	1	1	NOP	does not l module. However	mand is ar have any e it can be u emory Writ	effect on the	ne display minate



8. Optical Specification

Measurements are made with that the illumination is under an angle of 45 degree, the detection is perpendicular unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур.	Max	Units	Notes
R	White Reflectivity	White	30	35	-	%	8-1
CR	Contrast Ratio	Indoor	8:1		-		8-2
GN	2Grey Level	-		DS+(WS-DS)*n(m-1)			8-3
T update	Image update time	at 25 °C		12	-	sec	
Life		Topr		1000000times or 5years			

Notes:

- 8-1. Luminance meter: Eye-One Pro Spectrophotometer.
- 8-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.
- 8-3 WS: White state, DS: Dark state

9. Handling, Safety and Environmental Requirement

Warning

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

Caution

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components. Disassembling the display module.

Disassembling the display module can cause permanent damage and invalidates the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

D	ata sheet status
Product specification	This data sheet contains final product specifications.
	Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC

134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.




10. Reliability test


NO	Test items	Test condition
1	Low-Temperature Storage	T = -25°C, 240 h Test in white pattern
2	High-Temperature Storage	T=70°C, RH=40%, 240h Test in white pattern
3	High-Temperature Operation	T=40°C, RH=35%, 240h
4	Low-Temperature Operation	0°C, 240h
5	High-Temperature, High-Humidity Operation	T=40°C, RH=80%, 240h
6	High Temperature, High Humidity Storage	T=50°C, RH=80%, 240h Test in white pattern
7	Temperature Cycle	1 cycle:[-25° C 30min]→[+70 ° C 30 min] : 50 cycles Test in white pattern
8	UV exposure Resistance	765W/m² for 168hrs,40 °C Test in white pattern
9	ESD Gun	Air+/-15KV;Contact+/-8KV (Test finished product shell, not display only) Air+/-8KV;Contact+/-6KV (Naked EPD display, no including IC and FPC area) Air+/-4KV;Contact+/-2KV (Naked EPD display, including IC and FPC area)



11. Block Diagram



12. Reference Circuit





13. Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh black-white E-paper Display and three-color (black, white and red/Yellow) Good Display 's E-paper Display. And it is also added the functions of USB serial port, Raspberry Pi and LED indicator light ect.

DESPI Development Kit consists of the development board and the pinboard.


More details about the Development Kit, please click to the following link:

https://www.good-display.com/product/53/



14. Typical Operating Sequence

14. 1 Normal Operation Flow



· Turn off VCI supply



14.2 Normal Operation Reference Program Code

ACTION	VALUE/DATA	COMMENT
	POWER OF	N
delay	10ms	
PIN CONFIG		
RESE#	low	Hardware reset
delay	200us	
RESE#	high	
delay	200us	
Read busy pin		Wait for busy low
Command 0x12		Software reset
Read busy pin		Wait for busy low
Command 0x01	Data 0x27 0x01 0x00	Set display size and driver output control
Command 0x11	Data 0x01	Ram data entry mode
Command 0x44	Data 0x00 0x0f	Set Ram X address
Command 0x45	Data 0x27 0x01 0x00 0x00	Set Ram Y address
Command 0x3C	Data 0x01	Set border
	LOAD IMAGE AND	UPDATE
Command 0x4E	Data 0x00	Set Ram X address counter
Command 0x4F	Data 0x27 0x01	Set Ram Y address counter
Command 0x24	Data 0xXX, 0xXX	Write B/W image data into to Register 0x24 RAM
Command 0x4E	Data 0x00	Set Ram X address counter
Command 0x4F	Data 0x27 0x01	Set Ram Y address counter
Command 0x26	Data 0xXX, 0xXX	Write Red image data into Register 0x26 RAM
Command 0x20		
Read busy pin		
Command 0x10	Data 0X01	Enter deep sleep mode
	POWER OF	TF The state of th



15. Inspection condition


15.1 Environment

Temperature: 25±3°C Humidity: 55±10%RH


15.2 Illuminance

Brightness:1200~1500LUX;distance:20-30CM;Angle:Relate 30°surround.

15.3 Inspect method



15.4 Display area





15.5 Inspection standard

15.5.1 Electric inspection standard

NO.	Item	Standard	Defect level	Method	Scope
1	Display	Display complete Display uniform	MA		
2	Black/White spots	D<0.25mm Allowed		Visual inspection	
3	Black/White spots (No switch)	L\(\leq 0.6\text{mm}, \text{ W}\leq 0.2\text{mm}, \text{ N}\leq 1 L\(\leq 2.0\text{mm}, \text{W} \rightarrow 0.2\text{mm}, \text{ Not Allow} L\(\rightarrow 0.6\text{mm}, \text{ Not Allow}		Visual/ Inspection card	Zone A
4	Ghost image	Allowed in switching process	MI	Visual inspection	
5	Flash spots/ Larger FPL size	Flash spots in switching, Allowed FPL size larger than viewing area, Allowed	MI	Visual/ Inspection card	Zone A Zone B
6	Display wrong/Missing	All appointed displays are showed correct	MA	Visual inspection	Zone A
6	Short circuit/ Circuit break/ Display abnormal	Not Allow			



15.5.2 Appearance inspection standard


NO.	Item	Standard	Defect level	Method	Scope
1	B/W spots /Bubble/ Foreign bodies/ Dents	D= $(L+W)/2$ D ≤ 0.25 mm, Allowed 0.25mm $\leq D\leq 0.4$ mm, N ≤ 3 D ≥ 0.4 mm, Not Allow	MI	Visual inspection	Zone A
2	Glass crack	Not Allow	MA	Visual	Zone A Zone B
3	Dirty	Allowed if can be removed	MI	/ Microscope	Zone A Zone B
4	Chips/Scratch/ Edge crown	$X \le 3$ mm, $Y \le 0.5$ mm $X \le 3$ mm, $Y \le 3$ mm $X \le 3$ mm, $Y \le 3$ mm	MI	Visual / Microscope	Zone A Zone B



5	Substrate color difference	Allowed			
6	FPC broken/ Goldfingers oxidation/ scratch	Not Allow	MA	Visual / Microscope	Zone B
7	PCB damaged/ Poor welding/ Curl	PCB (Circuit area) damaged Not Allow PCB Poor welding Not Allow PCB Curl≤1%			
8	Edge Adhesives height/FPL/ Edge adhesives bubble	Edge Adhesives height ≤ Display surface Edge adhesives seep in≤1/2 Margin width FPL tolerance ±0.3mm Edge adhesives bubble: bubble Width ≤1/2 Margin width; Length ≤0.5mm。 n≤3	MI	Visual / Ruler	Zone B
9	Protect film	Surface scratch but not effect protect function, Allowed		Visual Inspection	



16.Packing





17. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL /EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.
- (7) For more precautions, please click on the link: https://www.good-display.com/news/80.html