

4.2 inch E-paper Display Series GDEQ042T81

GooDisplay

Dalian Good Display Co., Ltd.



Product Specifications





Customer	Standard	
Description	4.2" E-PAPER DISPLAY	
Model Name	GDEQ042T81	
Date	2022/11/09	
Revision	1.0	

Design Engineering						
Approval Check Design						
宝刘印玉	燕修印凤	之印				

Zhongnan Building, No.18, Zhonghua West ST, Ganjingzi DST, Dalian, CHINA

Tel: +86-411-84619565

Email: info@good-display.com Website: www.good-display.com



Table of Contents

1.	General Description	5
	1.1 Overview	5
	1.2 Feature	5
	1.3 Mechanical Specification	5
	1.4 Mechanical Drawing of EPD module	6
	1.5 Module Interface	7
	1.6 Matched Development Kit	8
2.	. Environmental	9
	2.1 Handling, Safety and Environmental Requirements	9
	2.2 Reliability test	11
	2.3 Outgoing Quality Control Specifications 1	
	2.4 Inspection Standard 1	.3
3.	Electrical Characteristics	18
	3.1 Absolute maximum rating	18
	3.2 DC Characteristics	18
	3.3 Panel DC Characteristics	L9
	3.4 Optical Specification 1	1 9
	3.5 AC Electrical Characteristics	20
	3.6 Functional Specification and Application Circuit 2	21
	3.7 Recommended Software Initialization	23
	3.8 Packing2	24
1	Procautions	25

Version	Content	Date	Producer
1.0	New release	2022/11/09	
			>

1. General Description

1.1 Overview

GDEQ042T81 is a reflective electrophoretic display module on an active matrix TFT substrate, The diagonal length of the active area is 4.2"and contains 400 x300 pixels. The panel is capable of displaying 1-bit black and white images depending on the associated lookup table used. The circuitry on the panel includes an integrated gate and source driver, timing controller, oscillator, DC-DC boost circuit, and memory to store the frame buffer and lookup tables, and additional circuitry to control VCOM and border settings.

1.2 Features


- Ultra wide viewing angle
- Ultra low power consumption
- I2C Signal Master Interface to read external temperature sensor.
- On chip display RAM
- Interface: 4-Wire SPI or 3-Wire SPI
- Wide range of operating temperature: 0 to 50
- Wide range of storage temperature: -25 to 60
- High reflectance and contrast TFT electrophoretic.

1.3 Mechanical Specifications

NO.	ITEM	SPECIFICATION	UNIT
1	TFT Area 91.0 (H)×77.0 (V)		mm
2	Screen Size	Screen Size 4.2	
3	Active Area 84.8 (H)×63.6 (V)		mm
4	Pixel Pitch 0.212×0.212		mm
5	Pixels Per Inch	Pixels Per Inch 111	
6	Outline Dimension	91.0 (H)×95.5 (V) ×1.126(T)	mm
7	Resolution	400(H)×300(V)	-
8	Pixel Configuration	Square	-
9	Driver IC SSD1683		-
10	Module Weight	16±10%	gram



1.4 Mechanical Drawing of EPD module





1.5 Module Interface

PIN NO.	PIN NAME	DESCRIPTION				
1	NC	No Connection				
2	GDR	This pin is N-Channel MOSFET gate drive control pin.				
3	RESE	Current Sense Input for the control loop				
4	NC	No Connection				
5	VSH2	This pin is Positive Source driving voltage, VSH2 connect a stabilizing capacitor between VSH2 and VSS in the application circuit.				
6	NC	No Connection				
7	NC	No Connection				
8	BS1	This pin is for selecting 3-wire(H active) or 4-wire(L active) SPI interface.				
9	BUSY	This pin indicates the driver status. BUSY= "0": Driver is busy, data/VCOM is transforming. BUSY= "1": non-busy. Host side can send command/data to driver.				
10	RES#	This pin is reset signal input (Active Low).				
11	D/C#	This pin is Data/Command control pin connecting to the MCU				
12	CS#	This pin is the chip select input connecting to the MCU.				
13	SCL	This pin is serial clock pin for interface.				
14	SDA	This pin is serial data pin for interface.				
15	VDDIO	Power input pin for the Interface. Connect to VCI in the application circuit.				
16	VCI	Power input pin for the chip.				
17	VSS	Ground				
18	VDD	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS under all circumstances				
19	VPP	Power Supply for OTP Programming.				
20	VSH1	This pin is Positive Source driving voltage, VSH1 Connect a stabilizing capacitor between VSH1 and VSS in the application circuit.				
21	VGH	This pin is Positive Gate driving voltage. Connect a stabilizing capacitor between VGH and VSS in the application circuit.				
22	VSL	This pin is Negative Source driving voltage. Connect a stabilizing capacitor between VSL and VSS in the application circuit.				
23	VGL	This pin is Negative Gate driving voltage. Connect a stabilizing capacitor between VGL and VSS in the application circuit.				
24	VCOM	This pins is VCOM driving voltage Connect a stabilizing capacitor between VCOM and VSS in the application circuit.				

1.6 Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh black-white E-paper Display and three-color (black, white and red/Yellow) Good Display 's E-paper Display. And it is also added the functions of USB serial port, Raspberry Pi and LED indicator light ect.

DESPI Development Kit consists of the development board and the pinboard. More details about the Development Kit, please click to the following link:

https://www.good-display.com/product/219.html



2. Environmental

2.1 HANDLING, SAFETY AND ENVIROMENTAL REQUIREMENTS

WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged.

Moreover the display is sensitive to static electricity and other rough environmental conditions.

Mounting Precautions

- (1) It's recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module.
- (2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.
- (3) You should adopt radiation structure to satisfy the temperature specification.
- (4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter causes circuit break by electro-chemical reaction.
- (5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)
- (6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.
- (7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.

Product specification The data sheet contains final product specifications.



Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and dose not form part of the specification.

Product Environmental certification

ROHS

REMARK

All The specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any Post-assembled operation.



2.2 Reliability test

NO	Test items	Test condition
1	Low-Temperature Storage	T = -25 °C, 240 h Test in complex pattern.
2	Low-Temperature Operation	T = -0 °C, 240 h Test between the complex picture and white pattern every 24 hours.
3	Temperature Cycle	1 cycle:[-25°C 30min]→[+70 °C 30 min] : 100 cycles Test in complex pattern.
4	High-Temperature Operation	T = 50 C, 30%RH,240 h Test between the complex picture and white pattern every 24 hours.
5	High-Temperature Storage	T=60 °C, RH=30%, 240h Test in complex pattern.
6	UV exposure Resistance	765W/m ²for 168hrs,40 ℃ Test in complex pattern.

Note: Put in normal temperature for 1hour after test finished, display performance is ok.



2.3 Outgoing Quality Control Specifications

2.3.1 Sampling Method

(1)GB/T2828.1, inspection level, normal inspection, single sample inspection

(2)AQL:Major 0.65; Minor 1.0

2.3.2 Inspection Conditions

The environmental conditions for test and measurement are performed as follows.

Temperature:23±3C Humidity:55±15%R.H


Inspection of illuminance:800~1200Lux

Inspection time: signal face 5S-10S


Distance between the Panel & Eyes:30±10cm

Viewing angle from the vertical in each direction: ±45°

(See the sketch below)



2.3.3 Quality Assurance Zones





Zone A: Active Area


Zone B: Black Frame Area

Zone C: Outside Black Frame Area


2.4 Inspection Standard

Defects Definition of &L&W (Unit:mm)

2.4.1 Dot defects:




 $\Phi D=Max(L,W)$





 $\Phi = DMax(L,W)$

2.4.2 Line defect:




2.4.3 Small bubble aggregation and large bubble definition:





2.4.4 TFT warpage:



Identification and packaging inspection

NO.	ITEM	CRITERIA	Method	Defect level
1	Package	 (1). The products are completely placed in the anti-static tray without overlapping. (2). Products with different models cannot be mixed in one internal packaging bag. (3) There is a desiccant in the packaging bag, with good internal packaging and no expansion of the packaging bag. (4) The Tray model, quantity and way used for packaging meet the requirements of product specifications. 	Sight Check	Minor
2	Inner and outer packing	(2) The type quantity and method of the packing case used shall 1		Minor
3	Labels for inner and outer cases	 Any unnecessary marks or marks are not allowed to exist; The label information such as model, specification, quantity, weight, material number, month label and environmental protection label should be clear and correct, which should be in line with product specifications or marked according to customer requirements. 	Sight Check	Minor



Appearance Defects

NO.	ITEM	CRITERIA	Acceptable range	Method	Defect level	Area
	Spotty (black	D ≤ 0.25mm	Ignore			
1	spots, white spots, foreign	0.25mm < D ≤ 0.4 mm, Distance≥5mm	N≦4	Film	Minor	Zone
1	bodies, air bubbles, bumps)	D>0.4 mm	N=0	Card	1VIIIOI	A
	oumps)	0. 1mm $< D \le 0.25 \text{ mm(Dense point)}$	N≤3/cm2			
	POOR	L≦2mm, W≦0.1mm	Ignore			,
2	LINEAR SHAPE (foreign body,	$2 \text{mm} < L \le 8 \text{mm}, \ 0.1 < W \le 0.5 \text{mm}$	N≦4	Film Card	Minor	Zone A
	glass scratch)	L>8mm, W>0.5mm Note: FPL Lacerations are not allowed	N=0			
3	Glass Crack	Extensional cracks are not allowed	N=0	Sight Check	Major	Zone B,C
4	Edge breakage	X≤3mm,Y≤0.5mm, It does not affect the electrode	N≦2	Sight Check/ <u>Microsc</u> <u>ope</u>	Minor	Zone C
5	Chip Package Chip Off	X≤2mm , Y≤2mm, It does not affect the electrode(FPC edge) X≤1mm , Y≤1mm, It does not affect the electrode((Not FPC edge)	N≦2	Sight Check/ <u>Microsc</u> ope	Minor	Zone C
6	Squalidity	Can wipe dirt.	Ignore	Sight Check	Minor	Zone A,B
		The maximum diameter of a single bubble cannot exceed 2mm	N≤2			
7	Silicone	Crack is not allowed and there are no visible impurities in the glue of the lead part (Determination of impurities outside IC region by point deficiency)	N=0	Sight Check/ Film	Minor	Zone C
		The adhesive must completely cover the ACF, lead area and IC and should be applied evenly	N=0	card		
		No glue leakage, no obvious lack of glue in the lead area	N=0			



NO.	ITEM	CRITERIA	Acceptable range	Method	Defect level	Area
		Glue height exceeds PS surface	N=0			
		FPC Front overflow glue width>0.5mm or Back side overflow glue width>1mm	N=0			
		No glue leakage	N=0	Sight	Major	
8	Edge Sealing Adhesive	The height of sealant exceeds PS surface	N=0	Check/ Film	Minor	Zone C
	Adhesive	Judging Ok of water-blocking area ≥ 0.7 mm of PS edge sealant	N=0	card	Minor	C
		Foreign body in protective film	N=0	Sight		Zone
9	Protective film	The protective film punctures and injures FPL	N=0	Check	Minor	A
10	Pull Tape	Attachment position is wrong Cannot tear up the protective film	N=0	Sight Check	Minor	Zone C
11	FPC	FPC has break, scratch, gold finger stripping or oxidation, dirty, residual glue	N=0	Sight Check	Major	Zone C
12	Glass edge bulge	X≤3mm , Y≤0.3mm	N ≦ 1	Sight Check	Minor	Zone C
13	Warping	t>1mm (3.5inch below) t>3mm (3.5inch above)	N=0	Plug Gage	Minor	Zone C
		Color difference in silver paste area (Not in Zone A)	Ignore	Sight Check	Minor	Zone C
14	Chromatism	FPL Peeling occurs, chromatic aberration occurs	N=0	Sight Check	Major	Zone A,B
		The color difference of side loss of FPL in zone B $\geq 1/2$ width	N=0	Sight Check	Major	Zone A,B
15	Silver pulp point	FPL and TFT substrate conduction, silver point <1.0mm	N=0	Film card	Major	Zone C



Displaying Defects

NO.	ITEM	CRITERIA	Acceptable range	Method	Defect level	Area
	D DOT	D≦0.25mm	Ignore			
1	Poor DOT SHAPE (black,	0.25mm < D ≤ 0.5mm, Distance≥5mm	N≦4	Film	Major	Zone
1	white, group White)	D>0.5mm	N=0	Card	Wagor	A
		0. 1 mm $< D \le 0.25$ mm(Dense point)	$N \leq 3/cm2$			
2	Line defects	White or black lines running through the entire screen under any operation interface	N=0	Sight Check	Major	Zone A
3	ghost	Ghosts appear only during screen switching	Ignore	Sight Check	Major	Zone A
4	Flash Point	Flash point occurs during screen switching only Ignore Sight Check		Major	Zone A	
5	Display screen error	I I Inable to display a fixed screen correctly I N-U I		Sight Check	Major	Zone A
6	Display abnormal	No display, The red matrix darkens, Note fuzzy, bar code can not be scanned, After refresh, the previous template remains	N=0	Sight Check	Major	Zone A
7	Residual image	Residual Image Inspection (visual, final judgment reference optical specification)		Sight Check	Major	Zone A
8	Mura Anomaly	White/gray. Mura doesn't allow it	N=0	Sight Check	Major	Zone A



3. ELECTRICAL CHARACTERISTICS 3.1 ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	MIN	MAX	UNIT	REMARK
Logic supply voltage	VCI	-0.5	+6.0	V	-
Logic Input voltage	Vin	-0.5	VCI+0.5	V	-
Logic Output voltage	Vout	-0.5	VCI+0.5	V	-
Operating Temp.	Тор	0	+50	$^{\circ}$	1 -
Storage Temp	Tstg	-25	+60	$^{\circ}$ C	-

Note(1):All of the voltages are on the basis of "VSS=0V".

Note(2):Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.

3.2 DC Characteristics

The following specifications apply for: $V_{SS} = 0V$, $V_{CI} = 3.3V$, $T_{OPR} = 23^{\circ}C$.

Parameter	Symbol	Condition	Applicable pin	Min.	Тур.	Ma	Unit
Logic supply voltage	V _{CI}	-	Vcı	2.2	3.3	3.7	V
High level input voltage	V_{IH}	_	_	0.8V _{VCI}	_	=	V
Low level input voltage	$V_{\rm IL}$	_	_	-	_	$0.2 V_{VCI}$	V
High level output voltage	V _{OH}	IOH = - 100uA	<u>-</u>	0.9V _{VCI}	-	-	V
Low level output voltage	V_{OL}	IOL = 100uA	_	_	_	0. 1V _{VCI}	V
OTP Program voltage	V_{PP}	_	VPP	7.2	7.5	7.75	V
Typical power panel	P_{TYP}	VCI=3.3V	_	-	16.5		mW
Standby power panel	P _{STPY}	VCI=3.3V	_	-	0.0066		mW
Typical operating current(Complex state)	Iopr_VCI	VCI=3.3V	-	-	4	-	mA
Full update time	_	23 °C	-	-	3	-	sec
Fast update time	-	23 °C	-	-	1.5	-	sec
Partial update time	-	23 °C	-	-	0.42	-	sec
Sleep mode current	Islp_VCI	VCI=3.3V DC/DC OFF No clock No output load Ram data	VCI	-	40	70	uA
Deep sleep mode current	Idslp_VCI	VCI=3.3V DC/DC OFF No clock No output load Ram data not retain	VCI	-	2	6	uA



Note: The VPP, VCI, VDDIO input must be kept in a stable value; ripple and noise are not allowed.

3.3 Panel DC Characteristics (Driver IC Internal Regulators)

The following specifications apply for: Vss=0V, Vci=3.3V, Tope =23°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
VCOM output voltage	VCOM	-	VCOM	-	-2.0	-	V
Positive Source output voltage	V_{SH}	-	Vsh	-	+15	_	V
Negative Source output voltage	$ m V_{SL}$	-	VsL	-	-15	-	V
Positive gate output voltage	Vgh	-	$G_0 \sim G_{_{299}}$	19.5	+20	20.5	V
Negative gate output voltage	Vgl	-	G0~G299	-	-20	-	V

3.4 Optical Specification

Measurements are made with that the illumination is under an angle of 45 degree, the detection is perpendicular unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур.	Max	Units	Notes
R	White Reflectivity	White	30	35	-	%	3-1
CR	Contrast Ratio	indoor	8:1	-	-		3-2
T update	Image update time	23 °C	-	5	-	sec	
Tlife	Life	Topr	-	1000000 times or 5years	-		

Notes 3-1: Luminance meter: Eye-One Pro Spectrophotometer.

Notes 3-2:CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.



3.5 AC Electrical Characteristics

(1) Serial Peripheral Interface The following specifications apply for:

VDDIO – VSS = 2.2V to 3.7V, T_{OPR} = 23°C CL = 20pF


Write mode

Symbol	Parameter	Min	Тур	Max	Unit
fscL	SCL frequency (Write Mode)			20	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	60			ns
tcsHLD	Time CS# has to remain low after the last falling edge of SCLK	65			ns
tсsнівн	Time CS# has to remain high between two transfers	100			ns
tsclніgн	Part of the clock period where SCL has to remain high	25			ns
tscllow	Part of the clock period where SCL has to remain low	25			ns
tsisu	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tsihld	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

Read mode

Symbol	Parameter		Тур	Max	Unit
fscL	SCL frequency (Read Mode)			2.5	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	100		2	ns
tcsHLD	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tсsнівн	Time CS# has to remain high between two transfers	250		6	ns
tsclnigh	Part of the clock period where SCL has to remain high	180			ns
tscLLow	Part of the clock period where SCL has to remain low	180			ns
tsosu	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
tsonld	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns

SPI timing diagram





3.6 Functional Specification and Application Circuit

3.6.1 Operation Flow and Code Sequence

General operation flow to drive display panel



- 1. Power On
- Supply VCI
- Wait 10ms

2. Set Initial Configuration

- Define SPI interface to communicate with MCU
- HW Reset
- SW Reset by Command 0x12
- Wait 10ms

3. Send Initialization Code

- Set gate driver output by Command 0x01
- Set display RAM size by Command 0x11, 0x44, 0x45
- Set panel border by Command 0x3C

*

4. Load Waveform LUT

- Sense temperature by int/ext TS by Command 0x18
- Load waveform LUT from OTP by Command 0x22, 0x20 or by MCU
- Wait BUSY Low




5. Write Image and Drive Display Panel

- Write image data in RAM by Command 0x4E, 0x4F, 0x24, 0x26
- Set softstart setting by Command 0x0C
- Drive display panel by Command 0x22, 0x20
- Wait BUSY Low



6. Power Off


- Deep sleep by Command 0x10
- Power OFF





3.6.2 Typical Application Circuit with SPI Interface

(1) Schematic of application circuit:





3.7 Recommended Software Initialization

In order to ensure the reliability and stability of the module, the module must initialized use the following code, Malfunctioning of the module may occur and the reliability of the module may deteriorate if the module is used beyond the initialize code.

3.7.1 Global update mode

Global update mode					
DRIV	ER CONFIG	DESCRIPTION			
RESET	RESE# low->high	Hardware reset			
Read busy pin		Wait for busy low			
Command 0x12		Software reset			
Read busy pin		Wait for busy low			
Command 0x11	0x01	Ram data entry mode(Note-1)			
Command 0X44	0x00, 0x31	Set Ram X address(Note-1)			
Command 0X45	0x2B,0x01, 0x00,0x00	Set Ram Y address(Note-1)			
Command 0x4E	0x00	Set Ram X address counter(Note-1)			
Command 0x4F	0x2B,0x01	Set Ram Y address counter(Note-1)			
Command 0x24	15000bytes	Load Global image (Note-2)			
Command 0x26 15000bytes		Load Global image (Note-2)			
Command 0x22 0xF7		Global Image update			
Command 0x20					
Read busy pin		Wait for busy low			

3.7.2 Partial update mode


	ate mode	
DRI	VER CONFIG	DESCRIPTION
RESET RESE# low->high		Hardware reset
Read busy pin		Wait for busy low
Command 0x3C	0x80	Select border for VCOM
Command 0x21	0x00,0x00	Display mode 2
Command 0x22	0xC0	Enable internal clock oscillator
Command 0x20		
Read busy pin		Wait for busy low
Command 0x11	0x01	Ram data entry mode(Note-1)
Command 0X44	0x00, 0x31	Set Ram X address(Note-1)
Command 0X45	0x2B,0x01, 0x00,0x00	Set Ram Y address(Note-1)
Command 0x4E	0x00	Set Ram X address counter(Note-1)
Command 0x4F	0x2B,0x01	Set Ram Y address counter(Note-1)
Command 0x24	15000bytes	Load Partial image
Command 0x22 0xFF		Partial Image update
Command 0x20		
Read busy pin		Wait for busy low

NOTE:

- 1. You can customize the Settings based on the actual scan mode.
- 2. Global image data must be the same data.
- 3. Perform Global update mode before using Partial update mode.
- 4. Every 10 times the Partial update mode, then must be Perform 1 time Golbal update mode.



3.8 Packing





4. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL /EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.
- (7) For more precautions, please click on the link: https://www.good-display.com/news/80.html