



# 10.85 inch E-paper Display Series

**GDEM1085Z51**

# Product Specifications



Customer	Standard
Description	<b>10.85" E-PAPER DISPLAY</b>
Model Name	<b>GDEM1085Z51</b>
Date	<b>2024/01/09</b>
Revision	<b>1.0</b>

	Design Engineering		
	Approval	Check	Design

No.18, Zhonghua West ST,Ganjingzi DST,Dalian,CHINA

Tel: +86-411-84619565

Email: info@good-display.com

Website: www.good-display.com

## CONTENTS

1. Over View.....	5
2. Features.....	5
3. Mechanical .....	6
4.Mechanical Drawing of EPD Module.....	7
5. Input/output Pin Assignment.....	8
6. Electrical Characteristics.....	9
6.1 Absolute Maximum Rating.....	9
6.2 Panel DC Characteristics.....	10
6.3 Panel AC Characteristics.....	11
6.3.1 MCU Interface Selection.....	11
6.3.2 MCU Serial Interface (4-wire SPI).....	11
6.3.3 MCU Serial Interface (3-wire SPI).....	12
6.3.4 Interface Timing.....	12
7.Command Table.....	14
8. Block Diagram.....	34
9. Typical Application Circuit with SPI Interface.....	35
10. Typical Operating Sequence.....	36
10.1 OTP Operation Flow.....	36
10.2 OTP Operation Reference Program Code.....	37
11. Reliability Test.....	38
12. Quality Assurance.....	39
12.1 Environment.....	39
12.2 Illuminance.....	39
12.3 Inspect method.....	39

12.4 Display area.....	39
12.5 Ghosting test method.....	39
12.6 Inspection standard.....	40
12.6.1 Electric inspection standard.....	40
12.6.2 Appearance inspection standard.....	41
13.Packaging.....	43
14.Others.....	44

## 1. Over View


The display is a 10.85-inch TFT active matrix electrophoretic display, featuring a well-designed interface and reference system. It boasts a resolution of 1360×480 pixels, offering 1-bit grayscale with full display capabilities in black, white and red. Each panel is equipped with an integrated circuit that includes a gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC converter, SRAM, look-up table (LUT), VCOM support, and border features.

## 2. Features

- ◆ 1360×480 pixels display
- ◆ High contrast
- ◆ High reflectance
- ◆ Ultra wide viewing angle
- ◆ Ultra low power consumption
- ◆ Pure reflective mode
- ◆ Bi-stable display
- ◆ Commercial temperature range
- ◆ Landscape, portrait modes
- ◆ Hard-coat antiglare display surface
- ◆ Ultra Low current deep sleep mode
- ◆ On chip display RAM
- ◆ Waveform can stored in On-chip OTP or written by MCU
- ◆ Serial peripheral interface available
- ◆ On-chip oscillator
- ◆ On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- ◆ I<sup>2</sup>C signal master interface to read external temperature sensor
- ◆ Built-in temperature sensor



## 4.Mechanical Drawing of EPD Module



## 5. Input/output Pin Assignment

No.	Name	I/O	Description	Remark
1	CSB2	I	Chip select input pin	Note 5-1
2	GDR	O	N-Channel MOSFET Gate Drive Control	
3	RESE	I	Current Sense Input for the Control Loop	
4	NC	NC	Do not connect with other NC pins	Keep Open
5	VSH2	C	Positive Source driving voltage(Red)	
6	TSCL	O	I2C Interface to digital temperature sensor Clock pin	Note 5-6
7	TSDA	I/O	I2C Interface to digital temperature sensor Data pin	Note 5-6
8	BS1	I	Bus Interface selection pin	Note 5-5
9	BUSY	O	Busy state output pin	Note 5-4
10	RES#	I	Reset signal input. Active Low.	Note 5-3
11	D/C#	I	Data /Command control pin	Note 5-2
12	CS#	I	Chip select input pin	Note 5-1
13	SCL	I	Serial Clock pin (SPI)	
14	SDA	I/O	Serial Data pin (SPI)	
15	VDDIO	P	Power Supply for interface logic pins It should be connected with VCI	
16	VCI	P	Power Supply for the chip	
17	VSS	P	Ground	
18	VDD	C	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS	
19	VPP	P	FOR TEST	Keep Open
20	VSH1	C	Positive Source driving voltage	
21	VGH	C	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	C	Negative Source driving voltage	
23	VGL	C	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	C	VCOM driving voltage	








### 6.3.3 MCU Serial Interface (3-wire SPI)

Function	CS#	D/C#	SCL
Write command	L	Tie	↑
Write data	L	Tie	↑


Table 6-3-3: Control pins of 4-wire Serial Peripheral interface

Note: ↑ stands for rising edge of signal

Figure 6-3-2: 3-wire SPI mode



### 6.3.4 Interface Timing



### Serial Interface Timing Characteristics

Symbol	Signal	Parameter	Min	Typ	Max	Unit
Tcss	CS#	Chip Select Setup Time	100	-	-	ns
Tcsh		Chip Select Hold Time	100	-	-	ns
Tscs		Chip Select Setup Time	50	-	-	ns
Tchw		Chip Select Setup Time	500	-	-	ns
Tscycw	SCLK	Serial clock cycle (write)	100	-	-	ns
Tshw		SCL "H" pulse width (write)	35	-	-	ns
Tslw		SCL "L" pulse width (write)	35	-	-	ns
Tscycr		Serial clock cycle (Read)	200	-	-	ns
Tshr		SCL "H" pulse width (Read)	85	-	-	ns
Tslr		SCL "L" pulse width (Read)	85	-	-	ns
Tsds	(DIN)	Data setup time	30	-	-	ns
Tsdh		Data hold time	30	-	-	ns
Tacc		Access time	10	-	-	ns
Toh		Output disable time	15	-	-	ns







		R	1	#	#	#	#	#	#	#	#	--
49	Read OTP LUT backup2	W	0	1	1	1	0	1	1	1	0	EEH
50	Checksum Program to OTP	W	0	1	1	1	0	1	1	1	1	EFH
51	Remap LUT	W	0	1	1	1	1	0	0	0	0	F0H
		W	1	-	-	-	bkup_lut_2_en	rmp2_tab[3]	rmp2_tab[2]	rmp2_tab[1]	rmp2_tab[0]	1Fh
		W	1	-	-	-	bkup_lut_1_en	rmp1_tab[3]	rmp1_tab[2]	rmp1_tab[1]	rmp1_tab[0]	1Fh
52	Set OTP program	W	0	1	1	1	1	0	0	0	1	F1H
		W	1	-	-	-	-	-	-	LUT_bank	reg_bank	03h
53	Read checksum	W	0	1	1	1	1	0	0	1	0	F2H
		R	1	#	#	#	#	#	#	#	#	00h
54	Calculate Checksum	W	0	1	1	1	1	0	0	1	1	F3H





















This command only activates after R04H(PON) or R05H(PMES)

## 21) VCOM and DATA interval setting Register(CDI)(R50H)

R50H	Bit									
Inst/Para	R/W	D/CX	D7	D6	D5	D4	D3	D2	D1	D0
CDI	W	0	0	1	0	1	0	0	0	0
1 <sup>st</sup> Parameter	W	1	VBD[1]	VBD[0]	DDX[1]	DDX[0]	CDI[3]	CDI[2]	CDI[1]	CDI[0]

The command defines as:

1st Parameter:

CDI[1:0]: This command indicates the interval of VCOM and data output. When setting the vertical back porch, the total blanking will be kept (20hsync).

Bit	Vcom and data interval
3-0	Vcom and data interval 0000: 17 hsync 0001: 16 hsync 0010: 15 hsync 0011: 14 hsync 0100: 13 hsync 0101: 12 hsync 0110: 11 hsync 0111: 10 hsync 1000: 9 hsync 1001: 8 hsync 1010: 7 hsync 1011: 6 hsync 1100: 5 hsync 1101: 4 hsync 1110: 3 hsync 1111: 2 hsync

VBD[1:0] Border data selection.

### B/W/Red mode(BWR=0)

Bit 5-4	Bit7-6	Description
DDX[0]	VBD[1:0]	LUT
0	00	Floating
	01	LUTR
	10	LUTW
	11	LUTB
1 (default)	00	LUTB
	01	LUTW
	10	LUTR
	11 (default)	Floating

### B/W mode (BWR=1)

Bit 5-4	Bit7-6	description
DDX[0]	VBD[1:0]	LUT
0	00	Floating
	01	LUTBW (1->0)
	10	LUTWB (0->1)
	11	Floating
1 (default)	00	Floating
	01	LUTWB (1->0)
	10	LUTBW (0->1)
	11	Floating













## 8. Block Diagram




## 9. Typical Application Circuit with SPI Interface




## 10.Typical Operating Sequence

### 10.1 OTP Operation Flow



## 10.2 OTP Operation Reference Program Code



## 11. Reliability Test

NO	Test items	Test condition
1	Low-Temperature Storage	T = -25°C, 240 h Test in white pattern
2	High-Temperature Storage	T=60°C, RH=40%, 240h Test in white pattern
3	High-Temperature Operation	T=40°C, RH=35%, 240h
4	Low-Temperature Operation	0°C, 240h
5	High-Temperature, High-Humidity Operation	T=40°C, RH=80%, 240h
6	High Temperature, High Humidity Storage	T=50°C, RH=80%, 240h Test in white pattern
7	Temperature Cycle	1 cycle:[-25°C 30min]→[+60 °C 30 min] : 50 cycles Test in white pattern
8	ESD Gun	Air+/-4KV;Contact+/-2KV Contact+/-2KV(HBM C:100pF;R:1.5k ohm) Contact+/-200V(MM C:200pF;R:0 ohm) (Naked EPD display,including IC and FPC area)

Note:

1. Stay white pattern for storage and non-operation test.
2. Operation is black→white-red pattern, the interval is 150s.
3. Put in 20°C--25°C for 1hour after test finished, The function ,appearance and display performance is OK.

## 12. Quality Assurance

### 12.1 Environment


Temperature:  $25 \pm 3^\circ\text{C}$

Humidity:  $55 \pm 10\%\text{RH}$


### 12.2 Illuminance

Brightness: 1200~1500LUX; distance: 30CM; Angle: Relate  $45^\circ$  surround.

### 12.3 Inspect method




### 12.4 Display area



### 12.5 Ghosting test method

Three-color ghosting is measured with following transition from horizontal 3 scale pattern to vertical 3 scale pattern. The listed optical characteristics are only guaranteed under the controller & waveform provided by Good Display



1) Measurement Instruments: X-rite i1Pro

2) Ghosting formula:


W ghosting:  $\Delta E = \text{Max}(\Delta E_{ab}(W-W, R-W), \Delta E_{ab}(W-W, B-W), \Delta E_{ab}(B-W, R-W))$

K ghosting:  $\Delta E = \text{Max}(\Delta E_{ab}(B-B, W-B), \Delta E_{ab}(B-B, R-B), \Delta E_{ab}(R-B, W-B))$





R ghosting:  $\Delta E = \text{Max}(\Delta E_{ab}(R-R, W-R), \Delta E_{ab}(R-R, B-R), \Delta E_{ab}(B-R, W-R))$



## 12.6 Inspection standard

### 12.6.1 Electric inspection standard


NO.	Item	Standard	Defect level	Method	Scope
1	Display	Display complete Display uniform	MA		
2	Black/White spots	 $D \leq 0.4\text{mm}$ , negligible $0.4\text{mm} < D \leq 0.7\text{mm}$ , $N \leq 6$ , Allowed $0.7\text{mm} < D$ Not Allow	MI	Visual inspection	
3	Black/White spots (No switch)	 $L \leq 2.0\text{mm}, W \leq 0.2\text{mm}$ negligible $2.0\text{mm} < L \leq 8.0\text{mm}$ $0.2\text{mm} < W \leq 0.5\text{mm}$ $N \leq 5$ allowable $L > 8.0\text{mm}, W > 0.5\text{mm}$ is not allowed	MI	Visual/Inspection card	Zone A
4	Ghost image	Allowed in switching process	MI	Visual inspection	
5	Flash spots/ Larger FPL size	Flash spots in switching, Allowed FPL size larger than viewing area, Allowed	MI	Visual/Inspection card	Zone A Zone B
6	Display wrong/Missing	All appointed displays are showed correct	MA	Visual inspection	Zone A
7	Short circuit/ Circuit break/ Display abnormal	Not Allow			

## 12.6.2 Appearance inspection standard

NO.	Item	Standard	Defect level	Method	Scope
1	B/W spots /Bubble/ Foreign bodies/ Dents	 $D \leq 0.4\text{mm}$ , negligible $0.4\text{mm} < D \leq 0.7\text{mm}$ , $N \leq 6$ allowable $D > 0.7\text{mm}$ , Not Allow	MI	Visual inspection	Zone A
2	Glass crack	Not Allow	MA	Visual / Microscope	Zone A
3	\Dirty	Allowed if can be removed	MI		Zone B
4	Chips/Scratch/ Edge crown	 $X \leq 3\text{mm}, Y \leq 0.5\text{mm}$ And without affecting the electrode is permissible  $2\text{mm} \leq X$ or $2\text{mm} \leq Y$ Not Allow  $W \leq 0.1\text{mm}, L \leq 5\text{mm}$ , No harm to the electrodes and $N \leq 2$ allow	MI	Visual / Microscope	Zone A Zone B
5	TFT Cracks		MA	Visual / Microscope	Zone A Zone B
6	Dirty/ foreign body	Allowed if can be removed/ allow	MI	Visual / Microscope	Zone A / Zone B
7	FPC broken/ FPC oxidation / scratch	 	MA	Visual / Microscope	Zone B

8	B/W Line	 <p> <math>L \leq 2.0\text{mm}</math>, <math>W \leq 0.2\text{mm}</math> negligible  <math>2.0\text{mm} &lt; L \leq 8.0\text{mm}</math>  <math>0.2\text{mm} &lt; W \leq 0.5\text{mm}</math>  <math>N \leq 5</math> allowable  <math>L &gt; 8.0\text{mm}</math>, <math>W &gt; 0.5\text{mm}</math> is not allowed         </p>	MI	Visual / Microscope	Zone A / Zone B
9	TFT edge bulge /TFT chromatic aberration	<p>TFT edge bulge:  <math>X \leq 3\text{mm}</math>, <math>Y \leq 0.3\text{mm}</math> Allowed</p> <p>TFT chromatic aberration :Allowed</p>	MI	Visual / Microscope	Zone A Zone B
10	Electrostatic point	<p><math>D \leq 0.3\text{mm}</math>, allow</p> <p><math>0.3\text{mm} &lt; D \leq 0.5\text{mm}</math>, <math>n \leq 4</math> allow</p> <p><math>D &gt; 0.5\text{mm}</math> is not allowed</p> <p>(<math>n \leq 10</math> items are allowed within 5 mm in diameter)</p>	MI	Visual / Microscope	Zone A
11	PCB damaged/ Poor welding/ Curl	<p>PCB (Circuit area) damaged Not Allow</p> <p>PCB Poor welding Not Allow</p> <p>PCB Curl <math>\leq 1\%</math></p>	MI	Visual / Ruler	Zone B
12	Edge glue height/ Edge glue bubble	<p>Edge Adhesives <math>H \leq PS</math> surface (Including protect film) Edge adhesives seep in <math>\leq 1/2</math> Margin width Length excluding</p> <p>Edge adhesives bubble: bubble Width <math>\leq 1/2</math> Margin width; Length <math>\leq 0.5\text{mm}</math>. <math>n \leq 5</math></p>	MI	Visual Inspection	Zone B
13	Protect film	Surface scratch but not effect protect function, Allow	MI	Visual Inspection	Zone B
14	Silicon glue	<p>Thickness <math>\leq PS</math> surface(With protect film): Full cover the IC;</p> <p>Shape:  The width on the FPC <math>\leq 0.5\text{mm}</math>  (Front) The width on the FPC <math>\leq 1.0\text{mm}</math> (Back)  smooth surface, No obvious raised.</p>	MI	Visual Inspection	
15	Warp degree (TFT substrate)	 <p><math>t \leq 2.0\text{mm}</math></p>	MI	Ruler	
16	Color difference in COM area (Silver point area)	Allowed		Visual Inspection	


## 13.Packaging

EPD PACKING INSTRUCTION					DATE	2021.07.06		
P/N	Customer Code	Ref. P/N	Type	PKG Method	Marking	Surface Marks	Pull Tape	
			GLASS	Blister	BACK	None	YES	
Packing Materials List					2PCS/LAYER, 20LAYER/CTN, TOTAL 40PCS/CTN.			
List	Model	Materials	Q'ty	Unit	Pull tape:			
Carton	7# 417*362*229 mm	corrugate	1	Piece				
Inner Carton	7#(INNER) 400*343 *95 mm	corrugate	2	Piece				
Blister		PET	22	Piece				
Thin foam	304.67*267.17*T1.5~1.8MM	EPE	20	Piece				
Antistatic vacuum bag	450*590*0.075		2	Piece				
Foam board		EPE	3	Piece				
PULL TAPE	16*5*T0.05		40	Piece				

Detail:


Blister box:

Note: there are 20 layers of products, divided into 2 inner boxes, and an empty blister box is placed on the top of each inner box, so the number of blister boxes is 22



QUANTITY: 2PCS

The blister box is rotated for placement



型号 (MODEL)	数量 (QUANTITY)
数量 (QUANTITY)	件号 (LOT#)

QC: _____ PASS
Model No. _____
Quantity: _____ pcs
Date: _____
Carton No. _____ of _____

## 14. Others

### 14.1 Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh black-white E-paper Display, three-color (black, white and red/Yellow) E-paper Display and four-color(black, white, red and yellow) Good Display 's E-paper Display. And it is also added the functions of USB serial port, FLASH chip, font chip, current detection ect.

Development Kit consists of the development board and the pinboard.

Supported development platforms include STM32, ESP32, ESP8266, Arduino UNO, etc. More details, please click to the following links:

STM32 <https://www.good-display.com/product/219.html>

ESP32 <https://www.good-display.com/product/338.html>

ESP8266 <https://www.good-display.com/product/220.html>

Arduino UNO <https://www.good-display.com/product/222.html>

## 14.2 Handling, Safety and Environmental Requirements

### **WARNING**

The display glass may break when it is dropped or bumped on a hard surface. Handle with care.

Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

### **CAUTION**

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

### **Data sheet status**

Product specification	The data sheet contains final product specifications.
-----------------------	---

### **Limiting values**

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134).

Stress above one or more of the limiting values may cause permanent damage to the device.

These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

### **Product Environmental certification**

RoHS
------

## 14.3 Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL / EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.