

10.2 inch
E-paper Display Series
GDEM102T91



Dalian Good Display Co., Ltd.

Product Specifications

Customer	Standard
Description	10.2" E-PAPER DISPLAY
Model Name	GDEM102T91
Date	2023/07/14
Revision	1.0

Design Engineering				
Approval	Design			
宝刘印玉	燕修印凤	之吴印良		

No.18, Zhonghua West ST, Ganjingzi DST, Dalian, CHINA

Tel: +86-411-84619565

Email: info@good-display.com Website: www.good-display.com

CONTENTS

1.0ver View	Ļ
2.Features	
3. Mechanical and Optical Specification)
4 Mechanical Drawing of EPD Module	
5.Input/output Pin Assignment	
6. Electrical Characteristics	
6.1 Absolute Maximum Rating8	
6.2 Panel DC Characteristics9	
6.3 Panel DC Characteristics(Driver IC Internal Regulators)1	0
6.4.1 MCU Interface Selection10	
6.4.2 MCU Serial Interface (4-wire SPI)10	0
6.4.3 MCU Serial Interface (3-wire SPI)12	
6.4.4 Interface Timing13	
7.Comman	
8.Block Diagra19	9
9.Typical Application Circuit with SPI Interface20	0
10.Typical Operating Sequence2	1
10.1LUT from OTP Operation Flow2	1
10.2LUT from OTP Operation Reference Program Code2	2
11.Reliability Test2	23
12Quality Assurance2	<u>2</u> 4
12.1 Environment2	4
12.2 Illuminance24	4
12.3 Inspect method2	4
12.4 Display area24	4
12.5 Ghosting test method24	4
12.6 Inspection standard2	5
12.6.1 Electric inspection standard2!	5
12.6.2 Appearance inspection standard26	õ
13.Packaging	8
14.Matched Development Kit	9
15.Handling, Safety, and Environment Requirements30)
16.Precautions	1

1. Over View

GDEM102T91 is an Active Matrix Electrophoretic Display (AM EPD), with interface and a reference system design. The display is capable to display image at 1-bit white and black full display capabilities. The 10.2inch active area contains 960×640 pixels. The module is a TFT-array driving electrophoresis display, with integrated circuits including gate driver, source driver, MCU interface, timing controller, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label (ESL) System.

2. Features

- ♦960×640 pixels display
- ◆High contrast High reflectance
- ◆Ultra wide viewing angle Ultra low power consumption
- ◆Pure reflective mode
- ◆Bi-stable display
- ◆Commercial temperature range
- ◆Landscape portrait modes
- ◆Hard-coat antiglare display surface
- ◆Ultra Low current deep sleep mode
- ◆On chip display RAM
- ◆Waveform can stored in On-chip OTP or written by MCU
- ◆Serial peripheral interface available
- ◆On-chip oscillator
- ◆On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- ◆I²C signal master interface to read external temperature sensor
- ◆Built-in temperature sensor

3. Mechanical Specification

Parameter	Parameter Specifications		Remark
Screen Size	10.2	Inch	
Display Resolution	960(H)×640(V)	Pixel	DPI:113
Active Area	215.52×143.68	mm	
Pixel Pitch	0.2245×0.2245	mm	
Pixel Configuration	Rectangle		
Outline Dimension	224(H)×157 (V) ×1.0(D)	mm	
Weight	62.2±0.5	g	


Symbol	Parameter	Conditions	Min	Тур.	Max	Units	Notes
VC	Black State L* value		-	18	20		3-1
KS	Black Ghosting ΔL		-	1	-		3-1
WS	White State L* value		66	67	-		3-1
ws	White Ghosting △ L		-	1	-		3-1
R	White Reflectivity	White	30	34	-	%	3-1
CR	Contrast Ratio	Indoor	15:1	20:1	-		3-1
							3-2
GN	2Grey Level	-	-	-	-		
Life		Temp:23±3°C		Syears			3-3
Life		Humidity:55±10%RH	5years				5-5

Notes: 3-1. Luminance meter: Eye-One Pro Spectrophotometer.

- 3-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.
- 3-3. When the product is stored. The display screen should be kept white and face up.

L: black and white luminance value, A: red luminance value, E: color difference

4. Mechanical Drawing of EPD Module



5. Input/output Pin Assignment

No.	Name	I/O	Description	Remark
1	NC		Do not connect with other NC pins	Keep Open
2	GDR	О	N-Channel MOSFET Gate Drive Control	
3	RESE	I	Current Sense Input for the Control Loop	
4	NC	NC	Do not connect with other NC pins	Keep Open
5	VSH	С	Positive Source driving voltage	
6	TSCL	О	I2C Interface to digital temperature sensor Clock pin	Note 5-6
7	TSDA	I/O	I2C Interface to digital temperature sensor Data pin	Note 5-6
8	BS1	I	Bus Interface selection pin	Note 5-5
9	BUSY	О	Busy state output pin	Note 5-4
10	RES#	I	Reset signal input. Active Low.	Note 5-3
11	D/C#	I	Data /Command control pin	Note 5-2
12	CS#	I	Chip select input pin	Note 5-1
13	SCL	I	Serial Clock pin (SPI)	
14	SDA	I/O	Serial Data pin (SPI)	
15	VDDIO	P	Power Supply for interface logic pins It should be connected with VCI	
16	VCI	P	Power Supply for the chip	
17	VSS	P	Ground	
18	VDD	С	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS	
19	VPP	P	FOR TEST	Keep Open
20	VSH1	С	Positive Source driving voltage	
21	VGH	С	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	С	Negative Source driving voltage	
23	VGL	С	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	C	VCOM driving voltage	

I = Input Pin, O = Output Pin, I/O = Bi-directional Pin (Input/output), P = Power Pin, C = Capacitor Pin

Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.

Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4-wire SPI mode. When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin is Busy state output pin. When Busy is High, the operation of chip should not be interrupted, command should not be sent. The chip would put Busy pin High when -Outputting display waveform -Communicating with digital temperature sensor

Note 5-5: Bus interface selection pin

Note 5-6: This pin connect to the VSS if there is no external temperature sensor.

BS1 State	MCU Interface					
L	4-lines serial peripheral interface(SPI) - 8 bits SPI					
Н	3- lines serial peripheral interface(SPI) - 9 bits SPI					

6. Electrical Characteristics

6.1 Absolute Maximum Rating

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +4.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic Output voltage	VOUT	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	0 to +50	°C.
Storage Temp range	TSTG	-25 to+70	°C.
Optimal Storage Temp	TSTGo	23±3	°C.
Optimal Storage Humidity	HSTGo	55±10	%RH

Note:


Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.

6.2 Panel DC Characteristics

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =25°C.

Parameter	Symbol	Condition	Applicab le pin	Min.	Тур.	Max.	Unit
Single ground	Vss	-		-	0	-	V
Logic supply voltage	Vci	-	VCI	2.2	3.0	3.7	V
Core logic voltage	V_{DD}		VDD	1.7	1.8	1.9	V
High level input voltage	Vih	-	-	0.8 Vci		-	V
Low level input voltage	VIL	-	-	-	-	0.2 Vci	V
High level output voltage	Voh	IOH = -100uA	-	0.9 Vci	-	-	V
Low level output voltage	Vol	IOL = 100uA	-	-	_	0.1 Vci	V
Typical power	P _{TYP}	Vci =3.0V	- ^	- \	48	-	mW
Deep sleep mode	PSTPY	V _{CI} =3.0V	_	-	0.003	-	mW
Typical operating current	Iopr_VCI	Vci =3.0V	-	-	16	-	mA
Typical peak current	Iopr_VCI	2.3~3.6V			100	160	mA
Full update time	-	25 °C	-	-	4	-	Sec
Partial update time	-	25 °C	_	-	0.42	-	Sec
Sleep mode current	Islp_Vcı	DC/DC off No clock No input load Ram data retain		-	20	-	uA
Deep sleep mode current	Idslp_Vci	DC/DC off No clock No input load Ram data not retain	-	-	3	5	uA

Notes: 1. The typical power is measured with following transition from horizontal 2 scale pattern to vertical 2 scale pattern.



- 2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.
- 3. The listed electrical characteristics are only guaranteed under the controller & waveform provided by Good Display.
- 4. Electrical measurement: Tektronix oscilloscope MDO3024, Tektronix current probe-TCP0030A.

6.3 Panel DC Characteristics(Driver IC Internal Regulators)

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =25°C.

Parameter	Symbol	Condition	Applicable pin	Min.	Typ.	Max.	Unit
VCOM output voltage	VCOM	-	VCOM	-	TBD	-	V
Positive Source output voltage	Vsh	-	S0~S959	+14.5	+15	+15.5	V
Negative Source output voltage	V _{SL}	-	S ₀ ~S ₉₅₉	-15.5	-15	-14.5	V
Positive gate output voltage	Vgh	-	G0~G639	+19	+20	+21	V
Negative gate output voltage	Vgl	-	G ₀ ~G ₆₃₉	-21	-20	-19	V

6.4 Panel AC Characteristics

6.4.1 MCU Interface Selection

The pin assignment at different interface mode is summarized in Table 6-4-1. Different MCU mode can be set by hardware selection on BS1 pins. The display panel only supports 4-wire SPI or 3-wire SPI interface mode.

Pin Name	Data/Comm	and Interface		Control Signa	1
Bus interface	SDA	SCL	CS#	D/C#	RES#
BS1=L 4-wire SPI	SDA	SCL	CS#	D/C#	RES#
BS1=H 3-wire SPI	SDA	SCL	CS#	L	RES#

6.4.2 MCU Serial Interface (4-wire SPI)

The serial interface consists of serial clock SCL, serial data SDA, D/C#, CS#. This interface supports Write mode and Read mode.

Function	CS#	D / C #	SCL
Write command	L	L	1
Write data	L	Н	1

Note: ↑ stands for rising edge of signal

In the write mode SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte . The data byte in the shift register is written to the Graphic Display Data RAM /Data Byte register or command Byte register according to D/C# pin.




Figure 6-1: Write procedure in 4-wire SPI mode

In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0 with D/C# keep low.
- 3. After SCL change to low for the last bit of register, D/C# need to drive to high.
- 4. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
- 5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.




Figure 6-2: Read procedure in 4-wire SPI mode

6.4.3 MCU Serial Interface (3-wire SPI)

The 3-wire serial interface consists of serial clock SCL, serial data SDA and CS#. This interface also supports Write mode and Read mode.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Function	CS#	D/C#	SCL		
Write command	L	Tie	1		
Write data	L	Tie	1		

Note: ↑ stands for rising edge of signal

SCL SCL SDA (Write Mode) Register Parameter

Figure 6-3: Write procedure in 3-wire SPI mode

In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. D/C=0 is shifted thru SDA with one rising edge of SCL
- 3. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0.
- 4. D/C=1 is shifted thru SDA with one rising edge of SCL
- 5. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
- 6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.





Figure 6-4: Read procedure in 3-wire SPI mode

6.4.4 Interface Timing

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =25°C.



Serial Interface Timing Characteristics

 $(VCI - VSS = 2.2V \text{ to } 3.7V, TOPR = 25^{\circ}C, CL=20pF)$

Write mode

Symbol	Parameter	Min	Тур.	Max	Unit
fSCL	SCL frequency (Write Mode)			20	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	20			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	20			ns
tCSHIGH	Time CS# has to remain high between two transfers	100			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	25			ns
tSCLLOW	Part of the clock period where SCL has to remain low	25			ns
tSISU	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tSIHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

Read mode

Symbol	Parameter	Min	Тур.	Max	Unit
fSCL	SCL frequency (Read Mode)			2.5	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	100			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tCSHIGH	Time CS# has to remain high between two transfers	250			ns
tSCLHIG H	Part of the clock period where SCL has to remain high	180			ns
tSCLLOW	Part of the clock period where SCL has to remain low	180			ns
tSOSU	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the rising edge of SCL		0		ns

7.Command Table


R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description		
0	0	01	0	0	0	0	0	0	0	1	Driver Output	Gate setting		
0	1		A7	A6	A5	A4	A3	A2	A1	A0	control	Set A[9:0]=27Fh[POR] ,640MUX		
0	1		0	0	0	0	0	0	A9	A8		Set B[2:0]=000[POR]		
0	1		0	0	0	0	0	B2	B1	B0				
0	0	03	0	0	0	0	0	0	1	1	Gate Driving	Set Gate Driving voltage		
0	1		0	0	0	A4	A3	A2	A1	A0	voltage control	A[4:0]=17h[POR],VGH at 20V[POR] VGH setting from 12V to 20V		
0	0	04	0	0	0	0	0	1	0	0	Source Driving	Set Source Driving voltage		
0	1		A7	A6	A5	A4	A3	A2	A1	A0	voltage control	A[7:0]= 41h[POR], VSH1 at 15V		
0	1		В7	В6	В5	B4	В3	B2	B1	В0		B[7:0]=A8h[POR],VSH2 at 5.0V C[7:0]= 32h[POR], VSL at -15V		
0	1		C7	C6	C5	C4	C3	C2	C1	C0		[7.0] 52h[1 OK], VSL at -13 V		
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep	Deep Sleep mode Control		
0	1		0	0	0	0	0	0	\mathbf{A}_{1}	A_0	mode	A[1:0]: Description		
												00 Normal Mode [POR]		
												11 Enter Deep Sleep Mode		
												After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high.		
0	0	11	0	0	0	1	0	0	0	1	Data Entry	Define data entry sequence		
0	1		0	0	0	0	0	A ₂	A ₁	A_0	mode setting	A [1:0] = ID[1:0]Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 -Y decrement, X decrement, 01 -Y decrement, X increment, 10 -Y increment, X decrement,		
												11 –Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.		
0	0	12	0	0	0	1	0	0	1	0	SWRESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation ,BUSY pad will output high. Note: RAM are unaffected by this command.		

									1	1	T	1
0	0	18	0	0	0	1	1	0	0	0	Temperature Sensor Control	Temperature Sensor Selection
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Sensor Control	A[7:0] = 48h [POR], external temperature sensor
												A[7:0] = 80h Internal temperature sensor
0	0	1A	0	0	0	1	1	0	1	0	Temperature	Write to temperature register.
0	1		A11	A10	A9	A8	A7	A6	A5	A4	Sensor Control (Write to	A[11:0]=7FFh[POR]
0	1		A3	A2	A1	A0	0	0	0	0	temperature	
											register)	
0	0	20	0	0	1	0	0	0	0	0	Master	Activate Display Update Sequence
											Activation	The Display Update Sequence Option is located at R22h
												User should not interrupt this operation to
												avoid corruption of panel images.
0	0	21	0	0	1	0	0	0	0	1		RAM content option for Display Update
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Control 1	A[7:0]=00h[POR] A[7:4] Red RAM option
												0000 Normal
												0100 Bypass RAM content as 0
												1000 Inverse RAM content
												A[3:0] BW RAM option
												0000 Normal
												0100 Bypass RAM content as 0 1000 Inverse RAM content
0	0	22	0	0	1	0	0	0	1	0	Display Update	Display Update Sequence Option:
			A7	A6	A5	A4		A2	A1	A0	Control 2	Enable the stage for Master Activation
	1		A/	Ao	AS	A4	A3	AZ	AI	AU		Setting for LUT from MCU
												Enable Clock Signal, Then Enable Analog
												Then PATTERN DISPLAY C7
												Then Disable Analog
												Then Disable OSC Setting for LUT from OTP according to
												external Temperature Sensor operation
												Then Enable Analog
	\											Then Load LUT 90
												Enable Analog
												Then PATTERN DISPLAY
												Then Disable Analog Then Disable OSC
0	0	24	0	0	1	0	0	1	0	0	Write RAM (BW)	After this command, data entries will be written into the 1RAM until another
											(DW)	command is written. Address pointers will
												advance accordingly.
												For Write pixel: Content of write RAM(BW)=1
												For Black pixel:
												Content of write RAM(BW)=0


0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED)	After this command, data entries will be written into the 2 RAM until another command is written. Address pointers will advance accordingly. For RED pixel: Content of write RAM(RED)=1 For White/Black pixel: Content of write RAM(RED)=0
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM	Set A[7:0]=50h
0	1		A7	A6	A5	A4	A3	A2	A1	A0	register	
0	0	2D	0	0	1	0	1	1	0		OTP Register	Read Register stored in OTP:
1	1		A7	A6	A5	A4	A3	A2	A1	A0	Read	1. A[7:0]~ B[7:0]: VCOM Information
1	1		В7	В6	B5	B4	В3	B2	B1	В0		2. C[7:0]~G[7:0]:Display mode 3. H[7:0]~K[7:0]: Waveform Version
1	1		C7	C6	C5	C4	C3	C2	C1	C0		[4bytes]
1	1		D7	D6	D5	D4	D3	D2	D1	D0		
1	1		E7	E6	E5	E4	ЕЗ	E2	E1	E0		
1	1		F7	F6	F5	F4	F3	F2	F1	F0		
1	1		G7	G6	G5	G4	G3	G2	G1	G0		_
1	1		Н7	Н6	H5	H4	Н3	Н2	H1	Н0		
1	1		I7	I6	15	I4	I3	I2	I1	10		
1	1		J7	J6	J5	J4	J3	J2	J1	J0		
1	1		K7	K6	K5	K4	K3	K2	K1	K0		
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x21]
1	1	21	0	0	A5	A4	0	0	Al	A0	Status Dit Redu	A[5]: HV Ready Detection flag [POR=1] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively.
0	0	32	0	0	1	1	0	0	1	0	Write LUT	Write LUT register from MCU interface
0	1		A7	A6	A5	A4	A3	A2	A1	A0	register	[105 bytes].
0	1		В7	В6	B5	B4	В3	B2	B1	В0		
0	1		:	:	:	:	:	:	:	:		
0	1		:	:	:	:	:	:	:	:		
0	1		:	:	:	:	:	:	:	:		

0	0	3A	0	0	1	1	1	0	1	0	Reserved	Reserved		
0	0	3B	0	0	1	1	1	0	1	1	Reserved	Reserved		
0	0	3C	0	0	1	1	1	1	0	0	Border	Select border waveform for VBD		
0	1		A ₇	A_6	A ₅	A ₄	0	0	A_1	A_0	Waveform	A [7:0]=C0h[POR],set VBD as HIZ		
	-		/	1 10	1 13	1 17	Ü		111	1 10	Control	A [7:6] Select VBD option		
												A[7:6] Select VBD as		
												00 GS Transition		
												Define A[1:0]		
												01 Fix Level		
												Define A [5:4] 10 VCOM		
												11[POR] HIZ		
												A [5:4] Fix Level Setting for VBD		
												A[5:4] VBD level		
												00[POR] VSS		
												01 VSH1		
												10 VSL		
												11 VSH2		
												A[1:0]) BW Transition setting for VBD		
												A[1:0] VBD Transition		
												00 [POR] LUT0		
										`		01 LUT1		
												10 LUT2 11 LUT3		
					0				0	0	G . D . D . T . T			
0	0	44	0	1	0	0	0	1	0	0	Set RAM X -	Specify the start/end positions of the		
0	1		A ₇	A_6	A_5	A_4	A_3	A_2	A_1	A_0	address Start / End position	window address in the X direction by an address unit		
0	1		-	-	-	-	1	-	A 9	A_8	End position	A[9:0]: XSA[9:0], X Start, POR = 000h		
0	1		B ₇	B_6	\mathbf{B}_{5}	\mathbf{B}_4	\mathbf{B}_3	B_2	B_1	B_0		B[9:0]: XEA[9:0], X End, POR = 3BFh		
0	1		-	-	-	-	-	-	B ₉	B_8		[]		
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y-	Specify the start/end positions of the		
0	1		A ₇	A_6	A ₅	A_4	A ₃	A_2	A_1	A_0	address	window address in the Y direction by an		
0	1			_	_		-	-	A9	A ₈	Start / End	address unit		
0	1		B ₇	B_6	B ₅	B_4	\mathbf{B}_3	B_2	B ₁	B_0	position	A[9:0]: YSA[9:0], Y Start, POR = 000h		
0	1		/ע	D ₆	טט	D 4	D 3	D ₂	B ₁	B_8	-	B[9:0]: YEA[9:0], Y End, POR = 27Fh		
0	0	4E	0	1	0	0	1	1	1 1	0	Set RAM X	Make initial settings for the DAM V		
		4E	-		-							Make initial settings for the RAM X address in the address counter (AC)		
0	1		A ₇	A_6	\mathbf{A}_5	A ₄	A_3	A_2	A_1	A_0	address counter	A[9:0]: 000h[POR]		
0	1		-	-		-	-	-	A9	A ₈				
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y	\ \ /		
0	1		A_7	A_6	\mathbf{A}_5	A_4	A_3	A_2	A_1	A_0	address counter			
0	1		-	-	-	-	-	-	A 9	A_8		A[9:0]: 000h[POR]		
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A_2	A_1	A_0	1			

8. Block Diagram




9. Typical Application Circuit with SPI Interface



10.Typical Operating Sequence

10.1 LUT from OTP Operation Flow



10.2 LUT from OTP Operation Reference Program Code

ACTION	VALUE/DATA	COMMENT		
	POWER ON			
delay	10ms			
PIN	CONFIG			
RES#	low			
delay	200us	111		
RES#	high	Hardware reset		
delay	200us			
Read	busy pin	Wait for busy low		
Command 0x12		Software reset		
Read	busy pin	Wait for busy low		
Command 0x01	Data 0x7F 0x02 0x00	Set display size and driver output control		
Command 0x11	Data 0x01	Ram data entry mode		
Command 0x44	Data 0x00 0x00 0xBF 0x03	Set Ram X address		
Command 0x45	Data 0x7F 0x02 0x00 0x00	Set Ram Y address		
Command 0x3C	Data 0x01	Set border		
	SET VOLTAGE AND L	OAD LUT		
Command 0x2C	Data 0x50	Set VCOM value		
Command 0x03	Data 0x17	Gate voltage setting		
Command 0x04	Data 0x41 0xB0 0x32	Source voltage setting		
Command 0x32	Write 105bytes LUT	Load LUT		
	LOAD IMAGE AN	ID UPDATE		
Command 0x4E	Data 0x00 0x00	Set Ram X address counter		
Command 0x4F	Data 0x7F 0x02	Set Ram Y address counter		
Command 0x24	76800 bytes	Load BW image (960/8*640)		
Command 0x22	Data 0xC7	Image update		
Command 0x20		image update		
Read	busy pin	Wait for busy low		
Command 0x10	Data 0x01	Enter deep sleep mode		
	POWER OFF			

11. Reliability Test

NO	Test items	Test condition
1	Low-Temperature Storage	T = -25°C, 240 h Test in white pattern
2	High-Temperature Storage	T = +70°C, RH=40%, 240h Test in white pattern
3	High-Temperature Operation	T = +50°C, RH = 30%, 240h
4	Low-Temperature Operation	0°C, 240h
5	High-Temperature, High-Humidity Operation	T=+40°C, RH=90%,240h
6	High Temperature, High Humidity Storage	T=+60°C, RH=80%,240h Test in white pattern
7	Temperature Cycle	1 cycle:[-25°C 30min]→[+70 °C 30 min] : 100 cycles Test in white pattern
8	ESD Gun	Air+/-4KV;Contact+/-2KV Contact+/-2KV(HBM C:100pF;R:1.5k ohm) Contact+/-200V(MM C:200pF;R:0 ohm) (Naked EPD display,including IC and FPC area)
9	UV exposure Resistance	765W/m² for 168hrs,40°C Test in white pattern

Note: 1. Stay white pattern for storage and non-operation test.

2. Operation is black→white pattern, the interval is 150s.

12.Quality Assurance

12.1 Environment


Temperature: 23±3°C

Humidity: 55±10%RH


12.2 Illuminance

Brightness:1200~1500LUX; distance:20-30CM; Angle: Relate 45° surround.

12.3 Inspect method




12.4 Display area



12.5 Ghosting test method

Two-color ghosting is measured with following transition from horizontal 2 scale pattern to vertical 2 scale pattern.

The listed optical characteristics are only guaranteed under the controller & waveform provided by Good Display.



1)Measurement Instruments: X-rite i1Pro

2) Ghosting formula:

W ghosting: $\triangle L= Max (\Delta L(W-W, B-W)) - Min (\Delta L(W-W B-W))$ K ghosting: $\triangle L= Max (\Delta L(W-B, B-B)) - Min(\Delta L(W-B, B-B))$

12.6 Inspection standard

12.6.1 Electric inspection standard


NO.	Item	Standard	Defect level	Method	Scope
1	Display	Clear display Display complete Display uniform	MA		
2	Black/White spots	D≤0.4mm, Allowed 0.4mm <d≤0.7mm。n≤6, 0.7mm<d allow<="" not="" td=""><td>MI</td><td>Visual inspection</td><td></td></d></d≤0.7mm。n≤6, 	MI	Visual inspection	
3	Black/White spots (No switch)	L≤2.0mm,W≤0.2mm negligible 2.0mm <l≤8.0mm 0.2mm<w≤0.5mm="" allowable="" l="" n≤5="">8.0mm,W>0.5mm is not allowed</l≤8.0mm>	MI	Visual/ Inspection card	Zone A
4	Ghost image	Allowed in switching process	MI	Visual inspection	
5	Flash dot / Multilateral	Flash points are allowed when switching screens Multilateral colors outside the frame are allowed for fixed screen time	MI	Visual/ Inspection card	Zone A Zone B
6	Segmented display	Selection segments are all displayed, and other segments are not displayed after the selection segment.	MA	Visual inspection	Zone A
7	Short circuit/ Circuit break/ Abnormal Display	Not Allow			

12.6.2 Appearance inspection standard

NO.	Item	Standard	Defect level	Method	Scope
1	B/W spots /Bubble/ Foreign bodies/ Dents	D= $(L+W)/2$ D ≤ 0.4 mm, negligible 0.4mm $\leq D\leq 0.7$ mm, N ≤ 6 , Allowed D ≥ 0.7 mm, Not Allow	MI	Visual inspection	Zone A
2	Glass crack	Not Allow	MA	Visual	Zone A Zone B
3	\Dirty	Allowed if can be removed	MI	/ Microscope	Zone A Zone B
4	Chips/Scratch/ Edge crown	$X \le 3$ mm, $Y \le 0.5$ mm $X \le 3$ mm, $Y \le 0.5$ mm	MI	Visual / Microscope	Zone A Zone B
5	TFT Cracks	Not Allow	MA	Visual / Microscope	Zone A Zone B
6	Dirty/ foreign body	Allowed if can be removed/ allow	MI	Visual / Microscope	Zone A / Zone B
7	FPC broken/ FPC oxidation / scratch	Not Allow	MA	Visual / Microscope	Zone B

8	B/W Line	L \leq 2.0mm,W \leq 0.2mm negligible 2.0mm $<$ L \leq 8.0mm 0.2mm $<$ W \leq 0.5mm N \leq 5 allowable L $>$ 8.0mm ,W $>$ 0.5mm is not allowed	MI	Visual / Ruler	Zone B
9	TFT edge bulge /TFT chromatic aberration	TFT edge bulge: $X \leq 3$ mm, $Y \leq 0.3$ mm Allowed TFT chromatic aberration :Allowed	MI	Visual / Microscope	Zone A Zone B
10	Electrostatic point	D \leq 0.3mm, negligible 0.3mm \leq D \leq 0.5mm, n \leq 4 allow D \geq 0.5mm is not allowed (n \leq 10 items are allowed within 5 mm in diameter)	MI	Visual / Microscope	Zone A
11	PCB damaged/ Poor welding/ Curl	PCB (Circuit area) damaged Not Allow PCB Poor welding Not Allow PCB Curl≤1%	MI	Visual / Ruler	
12	Edge glue height/ Edge glue bubble	Edge Adhesives H≤PS surface (Including protect film) Edge adhesives seep in≤1/2 Margin width Length excluding Edge adhesives bubble: bubble Width ≤1/2 Margin width; Length ≤5.0mm₀ n≤5	MI		Zone B
13	Protect film	Surface scratch but not effect protect function, Allow	MI	Visual Inspection	Zone B
14	Silicon glue	Thickness \leq PS surface(With protect film): Full cover the IC; Shape: The width on the FPC \leq 0.5mm (Front) The width on the FPC \leq 1.0mm (Back) smooth surface, No obvious raised.	MI	Visual Inspection	
15	Warp degree (TFT substrate)	FPL TFT t≤2.5mm	MI	Ruler	
16	Color difference in COM area (Silver point area)	Allowed		Visual Inspection	

13. Packaging



14. Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh black-white E-paper Display, three-color (black, white and red/Yellow) E-paper Display and four-color(black, white, red and yellow) Good Display 's E-paper Display. And it is also added the functions of USB serial port, FLASH chip, font chip, current detection ect.

Development Kit consists of the development board and the pinboard.

Supported development platforms include STM32, ESP32, ESP8266, Arduino UNO, etc. More details, please click to the following links:

STM32 https://www.good-display.com/product/219.html

ESP32 https://www.good-display.com/product/338.html

ESP8266 https://www.good-display.com/product/220.html

Arduino UNO https://www.good-display.com/product/222.html

15. Handling, Safety and Environmental Requirements

WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care.

Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Product specification The data sheet contains final product specifications.

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134).

Stress above one or more of the limiting values may cause permanent damage to the device.

These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and dose not form part of the specification.

	Product Environmental certification
RoHS	

16. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL / EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.