





Product Specifications



Customer	Standard
Description	1.22" E-PAPER DISPLAY
Model Name	GDEM0122T61
Date	2024/04/15
Revision	1.0

Design Engineering				
Approval Check Design				
宝刘 印玉	燕修印凤	之吴良		

No.18, Zhonghua West ST, Ganjingzi DST, Dalian, CHINA

Tel: +86-411-84619565

Email: info@good-display.com

Website: www.good-display.com

CONTENTS

1.Over View4
2.Features
3. Mechanical and Optical Specification
4. Mechanical Drawing of EPD Module
5.Input/output Pin Assignment7
6.Electrical Characteristics
7.Command Table15
8.Block Diagram19
9. Typical Application Circuit with SPI Interface20
10.Typical Operating Sequence21
11.Reliability Test
12.Quality Assurance24
13.Packaging
14.Matched Development Kit
15.Handling, Safety, and Environment Requirements
16.Precautions

1. Over View

GDEM0122T61 is an Active Matrix Electrophoretic Display (AM EPD), with interface and a reference system design. The display is capable to display images at 1-bit white, black full display capabilities. The 1.22inch active area contains 192×176 pixels. The module is a TFT-array driving electrophoresis display, with integrated circuits including gate driver, source driver, MCU interface, timing controller, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label (ESL) System.

2. Features

- ♦192×176 pixels display
- ♦ High contrast High reflectance
- ♦Ultra wide viewing angle Ultra low power consumption
- ◆Pure reflective mode
- ♦Bi-stable display
- Commercial temperature range
- ◆Landscape portrait modes
- ♦ Hard-coat antiglare display surface
- ♦Ultra Low current deep sleep mode
- ♦On chip display RAM
- ♦ Waveform can stored in On-chip OTP or written by MCU
- Serial peripheral interface available
- ♦On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- ◆I²C signal master interface to read external temperature sensor
- ◆Built-in temperature sensor

Parameter	Specifications	Unit	Remark
Screen Size	1.22	Inch	
Display Resolution	192(H)×176(V)	Pixel	DPI:213
Active Area	22.91×21.00	mm	
Pixel Pitch	el Pitch 0.1193×0.1193		
Pixel Configuration	Square		
Outline Dimension	27.6(H)×30.6 (V) ×1.0 (D)	mm	
Weight	1.81±0.5	g	

3. Mechanical and Optical Specification

Symbol	Parameter	Conditions	Min	Тур.	Max	Units	Notes
VO	Black State L* value		-	18	20		3-1
KS	Black Ghosting ΔL		-	1	-		3-1
WC	White State L* value		66	67			3-1
WS	White Ghosting ΔL		-	1	-		3-1
R	White Reflectivity	White	30	34	-	%	3-1
CR	Contrast Ratio	Indoor	15:1	20:1	-		3-1
							3-2
GN	2Grey Level	-	-	-	-		
Life		Temp: $23 \pm 3^{\circ}$ C Humidity: $55 \pm 10\%$ RH		5years			3-3

Notes: 3-1. Luminance meter: Eye-One Pro Spectrophotometer.

3-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.

3-3. When the product is stored. The display screen should be kept white and face up

4 ω \sim NOTE DISPLAY MODULE 1.22" Confirmation: PIXEL SIZE: 0. 1193mmX0. 1193mm RESOLUTION:176gateX192source DRIVER IC:SSD168 σ 0,5*23=11,50±0,04 12,50±0,10+ -7.20-30.60(TFT) 0,50±0,07-0,35±0,03-0,50±0,03-21.00(A.A> -2.30 +7,60-0 ARRAY FOR EPD FRONT VIEW -27.60(TFT -22.91(A,A) 13,90 2.50-12,35 CONNECT SIDE SIDE VIEW .XXX=±0.20mm XX=±0.20mm .X=±0.4mm ANGLES±5° UNMARKED TULERANCES r← 1.00±0.10 -0.12 ± 0.03 0,30±0,03 RoHS DWN. TITLE NN ZHAO EPD PROJECT: 웆 CC ZHENG 3.50±0.30 STIFFENER GDEM0122T61 Dalian Good Display Co., Ltd 2022-02-20 DATE BACK VIEW רא אח APPR. BATCH ND. ИОДЕГ ИО' REV ⊳ 1-7,60--UNIT: REV. -6,90mm \geq DATE 22.02.20 3RD ANGLE: ⊕ MODIFICATION FIRST ISSUE Δ PAGE CUST. P/N: 1/1

4.Mechanical Drawing of EPD Module

5. Input/output Pin Assignment

No.	Name	I/O	Description	Remark
1	NC		Do not connect with other NC pins	Keep Open
2	GDR	0	N-Channel MOSFET Gate Drive Control	
3	RESE	Ι	Current Sense Input for the Control Loop	
4	NC	NC	Do not connect with other NC pins	Keep Open
5	VSH2	C	Positive Source driving voltage2	
6	TSCL	0	I2C Interface to digital temperature sensor Clock pin	Note 5-6
7	TSDA	I/O	I2C Interface to digital temperature sensor Data pin	Note 5-6
8	BS1	Ι	Bus Interface selection pin	Note 5-5
9	BUSY	0	Busy state output pin	Note 5-4
10	RES#	Ι	Reset signal input. Active Low.	Note 5-3
11	D/C#	Ι	Data /Command control pin	Note 5-2
12	CS#	Ι	Chip select input pin	Note 5-1
13	SCL	Ι	Serial Clock pin (SPI)	
14	SDA	I/O	Serial Data pin (SPI)	
15	VDDIO	Р	Power Supply for interface logic pins It should be connected with VCI	
16	VCI	Р	Power Supply for the chip	
17	VSS	Р	Ground	
18	VDD	C	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS	
19	VPP	Р	FOR TEST	Keep Open
20	VSH1	C	Positive Source driving voltage	
21	VGH	C	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	C	Negative Source driving voltage	
23	VGL	C	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	C	VCOM driving voltage	

I = Input Pin, O =Output Pin, I/O = Bi-directional Pin (Input/output), P = Power Pin, C = Capacitor Pin

Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.

Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4wire SPI mode. When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin is Busy state output pin. When Busy is High, the operation of chip should not be interrupted, command should not be sent. The chip would put Busy pin High when -Outputting display waveform -Communicating with digital temperature sensor.

Note 5-5: Bus interface selection pin.

Note 5-6: This pin connect to the VSS if there is no external temperature sensor.

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
Н	3- lines serial peripheral interface(SPI) - 9 bits SPI

6. Electrical Characteristics

6.1 Absolute Maximum Rating

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +6.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic Output voltage	VOUT	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	0 to +50	°С.
Storage Temp range	TSTG	-25 to+70	°С.
Optimal Storage Temp	TSTGo	23 ± 3	°C.
Optimal Storage Humidity	HSTGo	55 ± 10	%RH


Note: Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.

6.2 Panel DC Characteristics

The following specifications apply for: $V_{SS}=0V$, $V_{CI}=3.0V$, $T_{OPR}=25$ °C

Parameter	Symbol	Condition	Applicab le pin	Min.	Тур.	Max.	Unit
Single ground	Vss	-		-	0	-	V
Logic supply voltage	Vci	-	VCI	2.2	3.0	3.7	V
Core logic voltage	Vdd		VDD	1.7	1.8	1.9	V
High level input voltage	VIH	-	-	0.8 Vci	-	-	V
Low level input voltage	VIL	-	-	-	-	0.2 Vci	V
High level output voltage	Voh	IOH = -100uA	-	0.9 Vci	-	-	V
Low level output voltage	Vol	IOL = 100uA	-	-	-	0.1 Vci	V
Typical power	Ртур	Vci =3.0V	-	-	6	¥	mW
Deep sleep mode	PSTPY	Vci =3.0V	-	-	0.003	-	mW
Typical operating current	Iopr_VCI	Vci =3.0V	-	-	2	-	mA
Full/Fast/Partial update	-	25 °C	-	-	2/2/0.3	-	sec
Typical peak current	Iopr_VCI	2.2~3.7V			30	40	mA
Sleep mode current	Islp_Vci	DC/DC off No clock No input load Ram data retain		-	20		uA
Deep sleep mode current	Idslp_Vci	DC/DC off No clock No input load Ram data not retain	-	-	1	5	uA

Notes: 1. The typical power is measured with following transition from horizontal 2 scale pattern to vertical 2 scale pattern.



- 2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.
- 3. The listed electrical characteristics are only guaranteed under the controller & waveform provided by Good Display.
- 4. Electrical measurement: Tektronix oscilloscope MDO3024,

Tektronix current probe-TCP0030A.

6.3 Panel DC Characteristics(Driver IC Internal Regulators)

The following specifications apply for: $V_{SS}=0V$, $V_{CI}=3.0V$, $T_{OPR}=25$ °C.

Parameter	Symbol	Condition	Applicable pin	Min.	Тур.	Max.	Unit
VCOM output voltage	VCOM	-	VCOM	-	TBD	-	V
Positive Source output voltage	Vsh	-	S0~S191	+14.5	+15	+15.5	V
Negative Source output voltage	Vsl	-	S0~S191	-15.5	-15	-14.5	V
Positive gate output voltage	Vgh	-	G0~G175	+19	+20	+21	V
Negative gate output voltage	Vgl	-	G0~G175	-21	-20	-19	V

Notes: V_{GH} , V_{GL} , V_{SH} , V_{SL} drop voltage < 2V.

6.4 Panel AC Characteristics

6.4.1 MCU Interface Selection

The pin assignment at different interface mode is summarized in Table 6-4-1. Different MCU mode can be set by hardware selection on BS1 pins. The display panel only supports 4-wire SPI or 3-wire SPI interface mode.

Pin Name	Data/Command Interface			Control Signa	1
Bus interface	SDA	SCL	CS#	D/C#	RES#
BS1=L 4-wire SPI	SDA	SCL	CS#	D/C#	RES#
BS1=H 3-wire SPI	SDA	SCL	CS#	L	RES#

6.4.2 MCU Serial Interface (4-wire SPI)

The serial interface consists of serial clock SCL, serial data SDA, D/C#, CS#. This interface supports Write mode and Read mode.

Function	CS#	D/C#	SCL
Write command	L	L	↑ (
Write data	L	Н	1

Note: ↑ stands for rising edge of signal

In the write mode SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte . The data byte in the shift register is written to the Graphic Display Data RAM /Data Byte register or command Byte register according to D/C# pin.




Figure 6-1: Write procedure in 4-wire SPI mode

In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0 with D/C# keep low.
- 3. After SCL change to low for the last bit of register, D/C# need to drive to high.
- 4. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
- 5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.




Figure 6-2: Read procedure in 4-wire SPI mode

6.4.3 MCU Serial Interface (3-wire SPI)

The 3-wire serial interface consists of serial clock SCL, serial data SDA and CS#. This interface also supports Write mode and Read mode.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Function	CS#	D/C#	SCL		
Write command	L	Tie	1		
Write data	L	Tie	↑		






Figure 6-3: Write procedure in 3-wire SPI mode

In the Read mode:


- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. D/C=0 is shifted thru SDA with one rising edge of SCL
- 3. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0.
- 4. D/C=1 is shifted thru SDA with one rising edge of SCL
- 5. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
- 6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.





6.4.4 Interface Timing

The following specifications apply for: $V_{SS}=0V$, $V_{CI}=3.0V$, $T_{OPR}=25$ °C.



Serial Interface Timing Characteristics

(V_{CI} - V_{SS} = 2.2V to 3.7V, T_{OPR} = 25°C, CL=20pF)

Write mode

Symbol	Parameter	Min	Тур.	Max	Unit
fSCL	SCL frequency (Write Mode)			20	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	60			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	65			ns
tCSHIGH	Time CS# has to remain high between two transfers	100			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	25		~	ns
tSCLLOW	Part of the clock period where SCL has to remain low	25			ns
tSISU	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tSIHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

Read mode

Symbol	Parameter	Min	Тур.	Max	Unit
fSCL	SCL frequency (Read Mode)			2.5	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	100			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tCSHIGH	Time CS# has to remain high between two transfers	250			ns
tSCLHIG H	Part of the clock period where SCL has to remain high	180			ns
tSCLLOW	Part of the clock period where SCL has to remain low	180			ns
tSOSU	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns

7.Command Table


R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Comman d	Description
0	0	01	0	0	0	0	0	0	0	1	Driver	Gate setting
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Output control	Set A[8:0]=00AFh Set B[8:0]=00h
0	1		0	0	0	0	0	0	0	A8	control	Set B[8.0]-001
0	1		0	0	0	0	0	B2	B1	B0		
0	0	10	0	0	0	1	0	0	0	0	Deep	Deep Sleep mode Control:
0	1		0	0	0	0	0	0	0	A ₀		A[1:0] : Description 00 Normal Mode [POR]
0	1		1	A6	A5	A4	A3	A2	A1	A0		01 Enter Deep Sleep Mode 1
0	1		1	B6	B5	B4	B3	B2	B1	B0		11 Enter Deep Sleep Mode 2
0	1		1	C6	C5	C4	C3	C2	C1	C0		After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will
0	1		0	0	D5	D4	D3	D2	D1	D0		keep output high.
0	1		0	0	D3	D4	03	D2				Remark:
												To Exit Deep Sleep mode, User required to send HWRESET to the driver
0	0	12	0	0	0	1	0	0	1	0	ET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.
0	0	18	0	0	0	1	1	0	0	0	Temperat	Temperature Sensor Selection
0	1		A7	A6	A5	A4	A3	A2	A1	A0	ure Sensor Control	A[7:0] = 48h [POR], external temperature sensor A[7:0] = 80h Internal temperature sensor
0	0	20	0	0	1	0	0	0	0	0	Master Activatio n	Activate Display Update Sequence The Display Update Sequence Option is located at R22h User should not interrupt this operation to avoid corruption of panel images.

0	0	22	0	0	1	0	0	0	1	0	Display Update Control 2	Display Update Sequence Option: Enable the stage for Master Activation A[7:0]= FFh (POR) Operating sequence Parameter (in Hex) Enable clock signal 80 Disable clock signal 01 Enable clock signal Enable Analog C0 Disable Analog Disable clock signal 03 Enable clock signal Load LUT with DISPLAY Mode 1 Disable clock signal C7
0	1		A7	A6	A5	A4	A3	A2	A1	A0	C	Enable clock signal Enable Analog Display with DISPLAY Mode 2 Disable Analog Disable OSC F7 Enable clock signal Enable Analog Load temperature value DISPLAY with DISPLAY Mode 2 Disable Analog Disable OSC FF
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White) / RAM 0x24	After this command, data entries will be written into the BW RAM until another command is written. Address pointers will advance accordingly For Write pixel: Content of Write RAM(BW) = 1 For Black pixel: Content of Write RAM(BW) = 0


0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26)	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly. For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x01] A[5]: HV Ready Detection flag [POR=0] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively

0	0	3C	0	0	1	1	1	1	0	0		Select border waveform for VBD
0	0	3C	0 A7	0 A ₆	1 A5	1 A4	1 0	1 0	0 A1		C	Select border waveform for VBD A[7:0] = C0h [POR], set VBD as HIZ. A [7:6] Select VBD option A[7:6] Select VBD as 00 GS Transition, Defined in A[2] and A[1:0] 01 Fix Level, Defined in A[5:4] 10 VCOM 11[POR] HiZ A [5:4] Fix Level Setting for VBD A[5:4] VBD level 00 VSS 01 VSH1 10 VSL 11 VSH2 A[2] GS Transition control A[2] GS Transition control 0 Follow LUT (Output VCOM @ Yellow) 1 Follow LUT A [1:0] GS Transition setting for VBD A[1:0] VBD Transition 00 LUT0 01 LUT1
												10 LUT2 11 LUT3
0	0	44	0	1	0	0	0	1	0			Specify the start/end positions of the window
0	1		0	0	0	A4	A ₃	A ₂	A ₁	1 10	X - address	address in the X direction by an address unit A[4:0]: XSA[4:0], X Start, POR = 00h
0	1		0	0	0	B4	B ₃	B ₂	B 1		Start / End position	B[4:0]: XEA[4:0], X End, POR =17h
0	0	45	0	1	0	0	0	1	0		Set Ram	Specify the start/end positions of the window
0	1		A ₇	A_6	A5	A4	A3	A_2	A ₁	A ₀	Y- address	address in the Y direction by an address unit A[8:0]: YSA[8:0], Y Start, POR = 00AFh
0	1		0	0	0	0	0	0	0	A ₈	Start /	B[8:0]: YEA[8:0], Y End, POR = 0000h
0	1		B ₇	B ₆	B 5	B 4	B ₃	B ₂	B ₁		End	
0	1		0	0	0	0	0	0	0		position	
0	0	4E	0	1	0	0	1	1	1		-	Make initial settings for the RAM X address in (AC)
0	1		0	0	0	A4	A ₃	A ₂	A ₁	A ₀	X address counter	the address counter (AC) A[4:0]: XAD[4:0], POR is 00h
0	0	4F	0	1	0	0	1	1	1	1		Make initial settings for the RAM Y address in
0	1		A ₇	A ₆	A5	A4	A ₃	A ₂	A ₁	A ₀	Y address	the address counter (AC) A[8:0]: YAD[8:0], POR is 00AFh
0	1		0	0	0	0	0	0	0	A ₈	counter	


8.Block Diagram



9. Typical Application Circuit with SPI Interface



10.Typical Operating Sequence 10.1 LUT from OTP Operation Flow



10.2 LUT from OTP Operation Reference Program Code

ACTION	VALUE/DATA	COMMENT							
ACTION									
	POW	ER ON							
delay	10ms								
	PIN CONFIG								
RESE#	low	Hardware reset							
delay	200us								
RESE#	high								
delay	200us								
Read busy pin		Wait for busy low							
Command 0x12		Software reset							
Read busy pin		Wait for busy low							
	SET VOLTAGE	AND LOAD LUT							
	LOAD IMAGE	AND UPDATE							
Command 0x24	4224bytes	Load image (192/8*176)(BW)							
Command 0x20									
Read busy pin		Wait for busy low							
Command 0x10	Data 0X01	Enter deep sleep mode							
	POWER OFF								

11. Reliability Test

NO	Test items	Test condition					
1	Low-Temperature Storage	T = -25°C, 240 h Test in white pattern					
2	High-Temperature Storage	T=+70°C, RH=40%, 240h Test in white pattern					
3	High-Temperature Operation	T=+50°C, RH=30%, 240h					
4	Low-Temperature Operation	0°C, 240h					
5	High-Temperature, High-Humidity Operation	T=40°C, RH=90%, 240h					
6	High Temperature, High Humidity Storage	T=60°C, RH=80%, 240h Test in white pattern					
7	Temperature Cycle	1 cycle:[-25°C 30min]→[+70 °C 30 min] : 100 cycles Test in white pattern					
8	ESD Gun	Air+/-4KV;Contact+/-2KV (Naked EPD display, including IC and FPC area)					

Note: 1. Stay white pattern for storage and non-operation test.

2. Operation is black \rightarrow white pattern, the interval is 150s.

12.Quality Assurance

12.1 Environment


Temperature: 23±3℃

Humidity: 55±10%RH


12.2 Illuminance

Brightness:1200~1500LUX;distance:20-30CM;Angle:Relate 45°surround.

12.3 Inspect method




12.4 Display area



12.5 Ghosting test method

Two-color ghosting is measured with following transition from horizontal 2 scale pattern to vertical 2 scale pattern. The listed optical characteristics are only guaranteed under the controller & waveform provided by Good Display.



1)Measurement Instruments: X-rite i1Pro

2)Ghosting formula:

W ghosting: $\triangle L = Max (\Delta L(W-W, B-W)) - Min (\Delta L(W-W B-W))$ K ghosting: $\triangle L = Max (\Delta L(W-B, B-B)) - Min(\Delta L(W-B, B-B))$

12.6 Inspection standard

12.6.1 Electric inspection standard


NO.	Item	Standard	Defect level	Method	Scope
1	Display	Display complete Display uniform	MA		
2	Black/White spots	$D \le 0.25 \text{ mm}$, Allowed $0.25 \text{ mm} < D \le 0.4 \text{ mm}$. $N \le 4$ allowable D > 0.4 mm is not allowed		Visual inspection	
3	Show B/W lines	$L \leq 0.4 \text{mm}, W \leq 0.1 \text{mm}$ negligible 0.4 mm < L < 1.0 mm 0.1 mm < W < 0.4 mm N < 4 allowable L > 1.0 mm , W > 0.4 mm is not allowed	МІ	Visual/ Inspection card	Zone A
4	Ghost image	Allowed in switching process	MI	Visual inspection	
5	Flash spots/ Larger FPL size	Flash spots in switching, Allowed FPL size larger than viewing area, Allowed	MI	Visual/ Inspection card	Zone A Zone B
6	Display wrong/Missing	All appointed displays are showed correct	МА	Visual inspection	Zone A
7	Short circuit/ Circuit break/ Display abnormal	Not Allow		-	

12.6.2 Appearance inspection standard

NO.	Item	Standard	Defect level	Method	Scope
1	B/W spots /Bubble/ Foreign bodies/ Dents	$b = (L + W)/2$ $D \le 0.25 \text{ mm negligible}$ $0.25 \text{ mm} < D \le 0.4 \text{ mm N} \le 4$ allowable $D > 0.4 \text{ mm is not allowed}$	MI	Visual inspection	Zone A
2	Glass crack	Not Allow	MA	Visual	Zone A Zone B
3	Dirty	Allowed if can be removed	MI	/ Microscope	Zone A Zone B
4	Chips/Scratch/ Edge crown	x X \leq 3mm, Y \leq 0.5mm And without affecting the electrode is permissible x 2mm \leq X or 2mm \leq Y Not Allow x Use \leq 0.1mm, L \leq 5mm, No harm to the electrodes and N \leq 2 allow	MI	Visual / Microscope	Zone A Zone B
5	TFT Cracks	Not Allow	МА	Visual / Microscope	Zone A Zone B
6	Dirty/ foreign body	Allowed if can be removed/ allow	MI	Visual / Microscope	Zone A / Zone B
7	FPC broken/ Goldfingers xidation/ scratch	Not Allow	МА	Visual / Microscope	Zone B

8	B/W Line	$L \leq 1.0 \text{mm}, W \leq 0.15 \text{mm} \text{ negligible}$ $1.0 \text{mm} < L \leq 4.0 \text{mm}$ $0.15 \text{mm} < W \leq 0.5 \text{mm}$ $N \leq 4 \text{ allowable}$ $L > 4.0 \text{mm}, W > 0.5 \text{mm} \text{ is not}$ allowed	MI	Visual / Ruler	Zone B
9	TFT edge bulge /TFT chromatic aberration	TFT edge bulge: $X \leq 3$ mm, $Y \leq 0.3$ mm Allowed TFT chromatic aberration :Allowed	MI	Visual / Microscope	Zone A Zone B
10	Electrostatic point	$D \le 0.25$ mm, allow 0.25 mm $< D \le 0.4$ mm, $n \le 4$ allow D > 0.4 mm is not allowed ($n \le 8$ items are allowed within 5 mm in diameter)	MI	Visual / Microscope	Zone A
11	PCB damaged/ Poor welding/ Curl	PCB (Circuit area) damaged Not Allow PCB Poor welding Not Allow PCB Curl≤1%			
12	Edge glue height/ Edge glue bubble	Edge Adhesives H \leq PS surface (Including protect film) Edge adhesives seep in \leq 1/2 Margin width Length excluding Edge adhesives bubble: bubble Width \leq 1/2 Margin width; Length \leq 0.5mm $_{\circ}$ n \leq 5	MI	Visual / Ruler	Zone B
13	Protect film	Surface scratch but not effect protect function, Allowed		Visual Inspection	
14	Silicon glue	Thickness \leq PS surface(With protect film): Full cover the IC; Shape: The width on the FPC \leq 0.5mm (Front) The width on the FPC \leq 1.0mm (Back) smooth surface, No obvious raised.	MI	Visual Inspection	
15	Warp degree (TFT substrate)	FPL TFT t≤1.0mm	MI	Ruler	
16	Color difference in COM area (Silver point area)	Allowed		Visual Inspection	

13.Packaging



14. Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh blackwhite E-paper Display, three-color (black, white and red/Yellow) E-paper Display and four-color(black, white, red and yellow) Good Display 's E-pa per Display. And it is also added the functions of USB serial port, FLASH c hip, font chip, current detection ect.

Development Kit consists of the development board and the pinboard.

Supported development platforms include STM32, ESP32, ESP8266, Arduino UNO, etc. More details, please click to the following links:

STM32	https://www.good-display.com/product/219.html
ESP32	https://www.good-display.com/product/338.html
ESP8266	https://www.good-display.com/product/220.html
Arduino UNO	https://www.good-display.com/product/222.html

15. Handling, Safety and Environmental Requirements

WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care.

Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status		
Product specification	The data sheet contains final product specifications.	
Limiting values		
Limiting values given are in accordance with the Absolute Maximum Rating System		
(IEC 134).		
Stress above one or more of the limiting values may cause permanent damage to		
the device.		
These are stress ratings only and operation of the device at these or any other		
conditions above those given in the Characteristics sections of the specification is		
not implied. Exposure to limiting values for extended periods may affect device		
reliability.		
Application information		
Where application information is given, it is advisory and dose not form part of the specification.		

Product Environmental certification

RoHS

16. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL / EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.