

Dalian Good Display Co., Ltd.



# **E-paper Display Series**





## **Product Specifications**



Customer	Standard		
Description	2.13" E-PAPER DISPLAY		
Model Name	GDEY0213Z98		
Date	2021/04/08		
Revision	1.0		

D	Design Engineering			
Approval	Design			
宝刘印玉	之温即馨	之刻		

Zhongnan Building, No.18, Zhonghua West ST, Ganjingzi DST, Dalian, CHINA

Tel: +86-411-84619565

Email: info@good-display.com

Website: www.good-display.com



## **REVISION HISTORY**

Rev	Date	Item	Page	Remark
1.0	APR.08.2021	Preliminary	ALL	



#### CONTENTS

1.	Over View	6
2.	Features	6
3.	Mechanical Specification	6
4.	Mechanical Drawing of EPD Module	
5.	Input/output Pin Assignment	8
6.	Electrical Characteristics	9
	6.1 Absolute Maximum Rating	9
	6.2 Panel DC Characteristics	10
	6.3 Panel DC Characteristics	
	6.3.1 MCU Interface Selection	11
	6.3.2 MCU Serial Interface (4-wire SPI)	11
	6.3.3 MCU Serial Interface (3-wire SPI)	12
	6.3.4 Interface Timing	13
7.	Command Table	14
8.	Optical Specification	25
9.	Handling, Safety, and Environment Requirements	25
10.	Reliability Test	26

11.	Block Diagram	27
12.	Reference Circuit	28
13.	Matched Development Kit	29
14.	Typical Operating Sequence	30
	14.1 Normal Operation Flow	30
	14.2 Normal Operation Reference Program Code	31
15.	Inspection condition	32
	15.1 Environment	32
	15.2 Illuminance	32
	15.3 Inspect method	32
	15.4 Display area	32
	15.5 Inspection standard	33
	15.5.1 Electric inspection standard	33
	15.5.2 Appearance inspection standard	34
16.	Packaging	36
17.	Precautions	37

#### **1. Over View**

GDEY0213Z98 is an Active Matrix Electrophoretic Display (AM EPD), with interface and a reference system design. The display is capable to display images at 1-bit white, black and red full display capabilities. The 2.13inch active area contains 250×122 pixels. The module is a TFT-array driving electrophoresis display, with integrated circuits including gate driver, source driver, MCU interface, timing controller, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label (ESL) System.

#### 2. Features


250×122 pixels display High contrast High reflectance Ultra wide viewing angle Ultra low power consumption Pure reflective mode Bi-stable display Commercial temperature range Landscape portrait modes Hard-coat antiglare display surface Ultra Low current deep sleep mode On chip display RAM Waveform can stored in On-chip OTP or written by MCU Serial peripheral interface available On-chip oscillator On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage

I2C signal master interface to read external temperature sensor Built-in temperature sensor

Parameter Specifications		Unit	Remark
Screen Size	2.13	Inch	
Display Resolution	250(H)×122(V)	Pixel	DPI:130
Active Area	23.7046×48.55	mm	
Pixel Pitch	0.1943×0.1942	mm	
Pixel Configuration	Square		
Outline Dimension	29.2(H)×59.2 (V) ×1.0(D)	mm	
Module Weight	3.2±0.5	g	

## 3. Mechanical Specifications





## 5. Input /Output Pin Assignment

No.	Name	I/O	Description	Remark		
1	NC		Do not connect with other NC pins	Keep Open		
2	GDR	0	N-Channel MOSFET Gate Drive Control			
3	RESE	Ι	Current Sense Input for the Control Loop			
4	NC	NC	Do not connect with other NC pins	Keep Open		
5	VSH2	С	Positive Source driving voltage(Red)			
6	TSCL	0	I <sup>2</sup> C Interface to digital temperature sensor Clock pin			
7	TSDA	I/O	I <sup>2</sup> C Interface to digital temperature sensor Data pin			
8	BS1	Ι	Bus Interface selection pin	Note 5-5		
9	BUSY	0	Busy state output pin	Note 5-4		
10	RES#	Ι	Reset signal input. Active Low.	Note 5-3		
11	D/C#	Ι	Data /Command control pin	Note 5-2		
12	CS#	Ι	Chip select input pin	Note 5-1		
13	SCL	Ι	Serial Clock pin (SPI)			
14	SDA	I/O	Serial Data pin (SPI)			
15	VDDIO	Р	ower Supply for interface logic pins It should be onnected with VCI			
16	VCI	Р	Power Supply for the chip			
17	VSS	Р	Ground			
18	VDD	С	ore logic power pin VDD can be regulated ternally from VCI. A capacitor should be onnected between VDD and VSS			
19	VPP	Р	FOR TEST			
20	VSH1	С	Positive Source driving voltage			
21	VGH	С	Power Supply pin for Positive Gate driving voltage nd VSH1			
22	VSL	С	Negative Source driving voltage			
23	VGL	С	Power Supply pin for Negative Gate driving voltage VCOM and VSL			
24	VCOM	С	VCOM driving voltage			

I = Input Pin, O =Output Pin, I/O = Bi-directional Pin (Input/output), P = Power Pin, C = Capacitor Pin Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU

communication only when CS# is pulled LOW.

Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4-wire SPI mode. When

the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin is Busy state output pin. When Busy is High, the operation of chip should not be interrupted, command should not be sent. The chip would put Busy pin High when –Outputting display waveform -Communicating with digital temperature sensor

Note 5-5: Bus interface selection pin

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
Н	3- lines serial peripheral interface(SPI) - 9 bits SPI

#### 6. Electrical Characteristics 6.1 Absolute Maximum Rating

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +4.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic Output voltage	VOUT	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	0 to +40	°C
Storage Temp range	TSTG	-25 to+70	°C
Optimal Storage Temp	TSTGo	23±2	°C
Optimal Storage Humidity	HSTGo	55±10	%RH

#### Note:

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.

## **6.2 Panel DC Characteristics**

Parameter	Symbol	Conditions	Applica ble pin	Min.	Typ.	Max	Units
Single ground	V <sub>SS</sub>	-	-	-	0	-	V
Logic supply voltage	V <sub>CI</sub>	-	VCI	2.2	3.0	3.7	V
Core logic voltage	$V_{DD}$		VDD	1.7	1.8	1.9	V
High level input voltage	V <sub>IH</sub>	-	-	0.8 V <sub>CI</sub>	-		V
Low level input voltage	V <sub>IL</sub>	-	-	-	-	0.2 V <sub>CI</sub>	V
High level output voltage	V <sub>OH</sub>	IOH = -100uA	-	0.9 VCI	-	-	V
Low level output voltage	V <sub>OL</sub>	IOL = 100uA	-	-	-	0.1 V <sub>CI</sub>	V
Typical power	P <sub>TYP</sub>	V <sub>CI</sub> =3.0V	-	-	9	-	mW
Deep sleep mode	P <sub>STPY</sub>	V <sub>CI</sub> =3.0V	-	-	0.003	-	mW
Typical operating current	Iopr_V <sub>CI</sub>	V <sub>CI</sub> =3.0V	-	-	3	-	mA
Image update time	-	25 °C	-	-	14	-	sec
Sleep mode current	Islp_V <sub>CI</sub>	DC/DC off No clock No input load Ram data retain		-	20		uA
Deep sleep mode current	Idslp_V <sub>CI</sub>	DC/DC off No clock No input load Ram data not retain	-	-	1	5	uA


The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =25°C

#### Notes:

1. The typical power is measured with following transition from horizontal 2 scale pattern to vertical 2 scale pattern.

2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.

3.The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by GOOD DISPLAY.



#### 6.3 Panel AC Characteristics 6.3.1 MCU Interface Selection

The pin assignment at different interface mode is summarized in Table 6-4-1. Different MCU mode can be set by hardware selection on BS1 pins. The display panel only supports 4-wire SPI or 3-wire SPI interface mode.

Pin Name	Data/Comma	nd Interface	Control Signal		
Bus interface	SDA	SCL	CS#	D/C#	RES#
BS1=L 4-wire SPI	SDA	SCL	CS#	D/C#	RES#
BS1=H 3-wire SPI	SDA	SCL	CS#	L	RES#


#### 6.3.2 MCU Serial Interface (4-wire SPI)

The serial interface consists of serial clock SCL, serial data SDA, D/C#, CS#. This interface supports Write mode and Read mode.

Function	CS#	D/C#	SCL
Write command	L	L	1
Write data	L	Н	↑ (

**Note:** † stands for rising edge of signal


In the write mode SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte . The data byte in the shift register is written to the Graphic Display Data RAM /Data Byte register or command Byte register according to D/C# pin.



In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0 with D/C# keep low.
- 3. After SCL change to low for the last bit of register, D/C# need to drive to high.
- 4. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
- 5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.

#### Figure 6-2: Read procedure in 4-wire SPI mode



#### 6.3.3 MCU Serial Interface (3-wire SPI)


The 3-wire serial interface consists of serial clock SCL, serial data SDA and CS#. This interface also supports Write mode and Read mode.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Function	CS#	D/C#	SCL
Write command	L	Tie	1
Write data	L	Tie	1


**Note**: † stands for rising edge of signal


#### Figure 6-3: Write procedure in 3-wire SPI mode



#### In the Read mode:


- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. D/C=0 is shifted thru SDA with one rising edge of SCL
- 3. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0.
- 4. D/C=1 is shifted thru SDA with one rising edge of SCL
- 5. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
- 6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.





## 6.3.4 Interface Timing

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =25°C.



**Changed Diagram** 

#### **Serial Interface Timing Characteristics**

(VCI - VSS = 2.2V to 3.7V, TOPR = 25°C, CL=20pF)

#### Write mode

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>SCL</sub>	SCL frequency (Write Mode)			20	MHz
t <sub>cssu</sub>	Time CS# has to be low before the first rising edge of SCLK	60			ns
t <sub>CSHLD</sub>	Time CS# has to remain low after the last falling edge of SCLK	65			ns
t <sub>csнigн</sub>	Time CS# has to remain high between two transfers	100			ns
tsclhigh	Part of the clock period where SCL has to remain high	25			ns
tscllow	Part of the clock period where SCL has to remain low	25			ns
tsisu	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
t <sub>sihld</sub>	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns
Read m	ode				
Symbol	Parameter	Min	Тур	Max	Unit
f <sub>SCL</sub>	SCL frequency (Read Mode)			2.5	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	100			ns
t <sub>CSHLD</sub>	Time CS# has to remain low after the last falling edge of SCLK	50			ns
t <sub>csнigн</sub>	Time CS# has to remain high between two transfers	250			ns
t <sub>sclhigh</sub>	Part of the clock period where SCL has to remain high	180			ns
t <sub>scllow</sub>	Part of the clock period where SCL has to remain low	180			ns
	Time CO(CDA Dead Mede) will be stable before the next vision edge of CO		50		ns
tsosu	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		00	1	

#### 7. Command Table

Com	mmand Table /# D/C# Hex D7 D6 D5 D4 D3 D2 D1 D0 Command Description															
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descripti	on			
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setti				
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		A[8:0]= 12				
0	1		0	0	0	0	0	0	0	A <sub>8</sub>		MUX Gate	e lines set	tting as (A	[8:0] + 1).	
0	1		0	0	0	0	0	0 B2	0 B1			B[2:0] = 0 Gate scar B[2]: GD Selects th GD=0 [PC G0 is the output sec GD=1, G1 is the output sec B[1]: SM Change s SM=0 [PC G0, G1, G interlaced SM=1, G0, G2, G B[0]: TB	00 [POR] nning sequence DR], 1st gate c quence is canning c DR], 62, G32 ) 64G29 OR], scar	out Gate out Gate output cha G0,G1, G output cha G1, G0, C order of ga 95 (left ar 4, G1, G3 o from G0	d direction nnel, gate 2, G3, nnel, gate 33, G2, nte driver. nd right gat 3,G295 to G295	e
<u> </u>												1.5 1, 00				
0	0	03	0	0	0	0	0	0	1	1	Gate Driving voltage	Set Gate	drivina vo	Itage		
0	1		0	0	0	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A	Control	A[4:0] = 0	0h [POR]			
														0V to 20V		
												A[4:0]	VGH	A[4:0]	VGH	
												00h	20	0Dh	15	
										1		03h	10	0Eh	15.5	
												04h	10.5	0Fh	16	
									ľ.			05h	11	10h	16.5	
												06h	11.5	11h	17	
												07h	12	12h	17.5	
												08h	12.5	13h	18	
												07h	12	14h	18.5	
												08h	12.5	15h	19	
												09h	13	16h	19.5	
												0Ah	13.5	17h	20	
												0Bh	14	Other	NA	
												0Ch	14.5	Guior	11/1	
													14.0			

	D/C#			De	DE	D4	D2	DO	D4	DO	Came	and		Description
_			D7	D6	D5	D4	D3	D2	D1	DO	Comn			Description
0	0	04	0	0	0	0	0	1	0	0		e Driving	voltage	Set Source driving voltage
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Contro			A[7:0] = 41h [POR], VSH1 at 15V B[7:0] = A8h [POR], VSH2 at 5V.
0	1		B7	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>				C[7:0] = 32h [POR], VSL at -15V
0	1		<b>C</b> <sub>7</sub>	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	Co	]			Remark: VSH1>=VSH2
A[7]	/B[7]	= 1.						A	7]/B[7	7] = 0	).			C[7] = 0,
	H1/VS		oltag	e se	tting	from	2.4V					e setting	from 9V	
	.8V		0.0		0.0				17V		2.5			
	B[7:0] 8Eh	-	1/VSH2 2.4		[7:0]		VSH2		A/B[7:0]	VS	H1/VSH2	A/B[7:0] 3Ch	VSH1/VSH	
	8Fh		2.4		Fh 0h		.8		23h 24h	+	9.2	3Dh	14	0Ah -5 0Ch -5.5
8	90h	-	2.6		1h		.9		25h		9.4	3Eh	14.4	0Ch -5.5 0Eh -6
	91h		2.7		2h	(			26h	_	9.6	3Fh	14.6	10h -6.5
	92h 93h	-	2.8		3h 4h		.1	$\vdash$	27h 28h	+	9.8 10	40h 41h	14.8 15	12h -7
	94h		3		5h		.3		29h		10.2	42h	15.2	14h -7.5
	95h		3.1		6h		.4		2Ah		10.4	43h	15.4	16h -8
2	96h 97h		3.2 3.3		7h 8h		.5 .6	$\vdash$	2Bh 2Ch	+	10.6	44h 45h	15.6 15.8	18h -8.5
_	98h	_	3.4		9h	6		$\vdash$	2Dh	+	10.0	45h	15.8	1Ah -9 1Ch -9.5
	99h	3	3.5		Ah		.8		2Eh		11.2	47h	16.2	1Eh -10
_	9Ah 9Bh		3.6 3.7	_	Bh Ch	6	.9		2Fh 30h		11.4 11.6	48h 49h	16.4 16.6	20h -10.5
	9Ch		3.8		Dh	7		$\vdash$	31h	+	11.8	491 4Ah	16.8	22h -11
1	9Dh	-	3.9		Eh		.2		32h		12	4Bh	17	24h -11.5
_	9Eh		4		Fh		.3		33h		12.2	Other	NA	26h -12
	9Fh A0h	_	4.1 4.2		0h 1h		.4	$\vdash$	34h 35h	+	12.4 12.6			28h -12.5 2Ah -13
	A1h	-	1.3	_	2h		.6		36h		12.8			2Ch -13.5
_	A2h	-	1.4		3h		.7		37h		13			2Eh -14
	A3h A4h		1.5 1.6		4h 5h		.8	$\vdash$	38h 39h		13.2 13.4			30h -14.5
	A5h		1.7		6h				3Ah		13.6			32h -15
	A6h	_	1.8		7h	8			3Bh		13.8			34h -15.5
_	A7h A8h	-	1.9 5	-	8h 9h		.2							36h -16 38h -16.5
	A9h		5.1		Ah		.4							3Ah -17
_	AAh	_	5.2		Bh		.5							Other NA
	ABh ACh	_	5.3 5.4		Ch Dh		.6 .7							
	ADh	_	5.5		Eh		.8							
1	AEh	-	5.6	Ot	ther	N	A							
0	0	08	0	0	0	0	1	0	0	0	Initial	Code Set	ting	Program Initial Code Setting
<b>`</b>		00	0	<b>3</b>	~	5						Program		
												3		The command required CLKEN=1.
														Refer to Register 0x22 for detail.
														BUSY pad will output high during
														operation.
0	0	09	0	0	0	0	1	0	0	1	\A/rite	Pogistor	or Initial	Write Register for Initial Code Setting
-		09	-	_			12	-		1		Register f Setting	or mual	Selection
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Joue	octany		A[7:0] ~ D[7:0]: Reserved
0	1		B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	Bo				Details refer to Application Notes of Initi
0	1		<b>C</b> <sub>7</sub>	<b>C</b> <sub>6</sub>	<b>C</b> <sub>5</sub>	<b>C</b> <sub>4</sub>	C <sub>3</sub>	<b>C</b> <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>				Code Setting
0	1		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	Do				
0	0	<b>0</b> A	0	0	0	0	1	0	1	0		Register Setting	for Initial	Read Register for Initial Code Setting

Com	man	d Tal	ole									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D	Command	Description
0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start	Booster Enable with Phase 1, Phase 2 and Phase 3
0	1		1	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A	Control	for soft start current and duration setting.
0	1		1	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B	-	A[7:0] -> Soft start setting for Phase1
0	1		1	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C	)	= 8Bh [POR] B[7:0] -> Soft start setting for Phase2
0	1		0	0	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D2		-		= 9Ch [POR]
									-	-	, 	C[7:0] -> Soft start setting for Phase3 = 96h [POR]
												D[7:0] -> Duration setting
												= 0Fh [POR]
												Bit Description of each byte: A[6:0] / B[6:0] / C[6:0]:
												Bit[6:4] Selection
												Selection
												000 1(Weakest)
												001 2
												010 3
												011 4
												100 5
												101 6
												110 7 111 8(Strongest)
												III 8(Strongest)
												Bit[3:0] Min Off Time Setting of GDR
												[Time unit]
												~ NA
												0011
												0100 2.6 0101 3.2
												0110 3.9
												0111 4.6
												1000 5.4
												1001 6.3
												1010 7.3
												1011 8.4
												1100 9.8
												1101 11.5
										4		1110 13.8
												1111 16.5
												D[5:0]: duration setting of phase D[5:4]: duration setting of phase 3 D[3:2]: duration setting of phase 2 D[1:0]: duration setting of phase 1 Bit[1:0] Duration of Phase
												[Approximation]
												00 10ms
												01 20ms 10 30ms
												10 30ms 11 40ms
												40115
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep mode	Deep Sleep mode Control:
0	1		0	0	0	0	0	0	A <sub>1</sub>	A <sub>0</sub>		A[1:0] : Description
												00 Normal Mode [POR]
												01 Enter Deep Sleep Mode 1
												11 Enter Deep Sleep Mode 2
												After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high. Remark:
												To Exit Deep Sleep mode, User required to send HWRESET to the driver

0	0	11	0	0	0	1	0	0	0	1	Data Entry mode setting	Define data entry sequence
0	1		0	0	0	0	0	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		A[2:0] = 011 [POR]
												A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 –Y decrement, X decrement, 01 –Y decrement, X decrement, 10 –Y increment, X decrement, 11 –Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to
												their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection A[7:0] = 00h [POR] The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	1		0	A <sub>6</sub>	A <sub>5</sub>	A4	0	A <sub>2</sub>	A <sub>1</sub>	Ao		A[6:4]=n for cool down duration:10ms x (n+1)A[2:0]=m for number of Cool Down Loopto detect.The max HV ready duration is10ms x (n+1) x (m)HV ready detection will be trigger aftereach cool down time. The detection will becompleted when HV is ready.For 1 shot HV ready detection, A[7:0] canbe set as 00h.



0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection
0	1	13	0	0	0	0	0	A <sub>2</sub>	0 A1	A <sub>0</sub>		A[2:0] = 100 [POR] , Detect level at 2.3V
	'							172				A[2:0] : VCI level Detect
												A[2:0] VCI level
												011 2.2V
												100 2.3V
												101 2.4V
												110 2.5V
												111 2.6V
												Other NA
												The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. After this command initiated, VCI detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	0	18	0	0	0	1	1	0	0	0	Temperature Sensor	Temperature Sensor Selection
0	1	10	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Control	A[7:0] = 48h [POR], external temperatrure
U			~7	<b>~</b> 6	~5	~4	~3	<b>A</b> 2	<b>A</b> 1	~0		sensor
												A[7:0] = 80h Internal temperature sensor
0	0	1 1	0	0	0	4	4	0	4	0	Tomporature Conser	Write to temperature register
0	0	1A	0	0	0	1	1	0	1	0	Temperature Sensor Control (Write to	Write to temperature register. A[11:0] = 7FFh [POR]
0	1		A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	temperature register)	
0	1		A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	0	0	0	0		
0	0	1B	0	0	0	1	1	0	1	1	Temperature Sensor	Read from temperature register.
1	1	10	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	Control (Read from	Read from temperature register.
1	1		A11 A3	A10	A <sub>1</sub>	A <sub>0</sub>	0	0	0	0	temperature register)	
			715	112		7.0			•			
0	0	1C	0	0	0	1	1	1	0	0	Temperature Sensor	Write Command to External temperature
0	1		<b>A</b> <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Control (Write Command to External temperature	sensor. A[7:0] = 00h [POR],
0	1		B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	sensor)	B[7:0] = 00h [POR],
0	1		<b>C</b> <sub>7</sub>	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	<b>C</b> <sub>2</sub>	$C_1$	C <sub>0</sub>		C[7:0] = 00h [POR],
												A[7:6] A[7:6] Select no of byte to be sent
												00 Address + pointer
												01 Address + pointer + 1st parameter Address + pointer + 1st parameter +
												10 Address + pointer + 1st parameter + 2nd pointer
												11 Address
												A[5:0] – Pointer Setting B[7:0] – 1 <sup>st</sup> parameter
												$C[7:0] - 2^{nd}$ parameter
												The command required CLKEN=1.
												Refer to Register 0x22 for detail.
												After this command initiated Write
												After this command initiated, Write Command to external temperature sensor
												starts. BUSY pad will output high during
												operation.
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence
												The Display Update Sequence Option is located at R22h.
												BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel
												images.

0	0	21	0	0	1	0	0	0	0	1	Display Update Control	RAM content option for Display	Update
0	1		<b>A</b> <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	1	A[7:0] = 00h [POR] B[7:0] = 00h [POR]	-,
0	1		B <sub>7</sub>	0	0	0	0	0	0	0		A[7:4] Red RAM option	
												0000 Normal	
												0100 Bypass RAM con	itent as 0
												1000 Inverse RAM con	itent
												A[3:0] BW RAM option	
												0000 Normal	t 0
												0100 Bypass RAM con 1000 Inverse RAM con	itent as 0
													nem
												B[7] Source Output Mode	
												0         Available Source from Si           1         Available Source from Si	
												Available Source from S	0105107
0	0	22	0	0	1	0	0	0	1	0	Display Update	Display Update Sequence Option	
0	1		<b>A</b> <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Control 2	Enable the stage for Master Ac A[7:0]= FFh (POR)	tivation
												Operating sequence	Parameter (in Hex)
												Enable clock signal	(In Hex) 80
												Disable clock signal	01
												Enable clock signal → Enable Analog	C0
													03
												Enable clock signal → Load LUT with DISPLAY Mode 1 → Disable clock signal	91
												Enable clock signal → Load LUT with DISPLAY Mode 2	99
												Disable clock signal	
												Enable clock signal	
												<ul> <li>→ Load temperature value</li> <li>→ Load LUT with DISPLAY Mode 1</li> <li>&gt; Disable clock sized</li> </ul>	B1
												Disable clock signal     Enable clock signal	
												<ul> <li>→ Load temperature value</li> <li>→ Load LUT with DISPLAY Mode 2</li> <li>→ Disable clock signal</li> </ul>	B9
												Enable clock signal	
												<ul> <li>→ Enable Analog</li> <li>→ Display with DISPLAY Mode 1</li> <li>→ Disable Analog</li> </ul>	C7
												Disable OSC     Enable clock signal	
												<ul> <li>→ Enable Analog</li> <li>→ Display with DISPLAY Mode 2</li> <li>→ Disable Analog</li> <li>→ Disable OSC</li> </ul>	CF
												Enable clock signal	
												→Enable Analog	
												<ul> <li>→ Load temperature value</li> <li>→ DISPLAY with DISPLAY Mode 1</li> <li>→ Disable Analog</li> </ul>	F7
												→ Disable OSC Enable clock signal	
												<ul> <li>→Enable Analog</li> <li>→ Load temperature value</li> </ul>	
												→ DISPLAY with DISPLAY Mode 2 → Disable Analog	FF
												→ Disable OSC	1
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White)		
											/ RAM 0x24	written into the BW RAM until a command is written. Address pr advance accordingly	
												For Write pixel:	
												Content of Write RAM(BW) =	1
												For Black pixel:	

NWM D/CH         Hes         D7         D6         D5         P4         D3         D2         D1         D0         Command         Description           0         0         26         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         0         0         1         1         0         0         1         0         0         1         0         0         1         0         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1	Com												
Image: Section of the secting section of the section of th	R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0       0       27       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       1       1       1       Read RAM       After this command, data read on the MCU bus will fielch data from RAM. According to parameter of Register 41h to select reading RAM0x24 (RAM0x26, until another command is written. Address pointers will advance accordingly. The 1st byte of data read is dummy data.         0       0       28       0       0       1       0       0       0       0       1       0       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0       0       1       0	0	0	26	0	0	1	0	0	1	1	0		written into the RED RAM until another command is written. Address pointers will advance accordingly.
0         0         28         0         0         1         0         1         0         0         1         0         1         0         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         0         1         0         0         1         0         0         1         0         0         1													Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]:
0         0         28         0         0         1         0         1         0         0         1         0         1         0         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         1         0         0         1         0         1         0         1         0         0         1         0         0         1         0         0         1         0         0         1	0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the
0         0         28         0         0         1         0         0         0         0         1         0         1         0         0         0         VCOM Sense         Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value. The sensed VCOM voltage is stored in register           0         0         29         0         1         0         1         0         1         0         1         Refer to Register 0x22 for detail. BUSY pad will output high during operation.           0         1         29         0         1         0         1         0         1         Refer to Register 0x22 for detail. BUSY pad will output high during operation.           0         1         0         1         0         As         A2         A1         Ao           0         1         0         1         0         1         0         1         Ai         Ai         Ai           0         1         29         0         1         0         1         0         1         Ai         Ai         Ai           0         1         0         1         0         1         0         1         Control         Program VCOM OTP         Program VCOM re							·						MCU bus will fetch data from RAM. According to parameter of Register 41h to select reading RAM0x24/ RAM0x26, until another command is written. Address
0       0       29       0       0       1       0       0       1       0       0       0       0													The 1 <sup>st</sup> byte of data read is dummy data.
Image: Constraint of the sector of	0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	for duration defined in 29h before reading VCOM value.
0       0       29       0       0       1       0       1       0       0       1       O       0       1       O       0       1       O       1       0       1       0       1       0       1       0       1       0       1       0       1       0       0       1       A       VCOM Sense Duration       Stabling time between entering VCOM sensing mode and reading acquired.         0       1       0       1       0       A <td></td> <td>~</td> <td>register The command required CLKEN=1 and ANALOGEN=1</td>												~	register The command required CLKEN=1 and ANALOGEN=1
0         0         29         0         0         1         0         Program VCOM OTP         Program VCOM register into OTP         The command required CLKEN=1.         Refer to Register 0x22 for detail.         BUSY pad will output high during operation.           0         0         2         0         0         1         0         1         1         Write Register for VCOM         This command is used to reduce glitch when ACVCOM toggle. Two data bytes D04h and D63h should be set for this													BUSY pad will output high during
0       1       0       1       0       0       A3       A2       A1       A0         0       1       0       1       0       A3       A2       A1       A0         0       0       2A       0       0       1       0       1       0       1       0       Program VCOM OTP       Program VCOM register into OTP         0       0       2A       0       0       1       0       1       0       1       0       Program VCOM OTP       Program VCOM register into OTP         The command required CLKEN=1.       Refer to Register 0x22 for detail.       BUSY pad will output high during operation.       BUSY pad will output high during operation.         0       0       2B       0       0       1       0       1       1       0         0       1       0       1       0       1       1       0       1       1       0         0       1       0       1       1       1       0       1       1       0         0       0       0       0       1       0       1       1       0       1       1       0       0       0       0       0 <td></td> <td>I</td> <td></td> <td></td>											I		
0       0       2A       0       0       1       0       1       0       1       0       Program VCOM OTP       Program VCOM register into OTP         0       0       2A       0       0       1       0       1       0       Program VCOM OTP       Program VCOM register into OTP         The command required CLKEN=1. Refer to Register 0x22 for detail.       BUSY pad will output high during operation.       BUSY pad will output high during operation.         0       0       2B       0       0       1       0       1       1         0       1       0       0       0       0       0       0       0       0         0       1       0       0       1       0       1       1       0       0         0       1       0       0       0       0       0       0       0       0         0       1       0       0       0       0       0       0       0       0       0         0       1       0       0       0       0       0       0       0       0       0       0         0       1       0       0       0       0		-	29	_		-				-		VCOM Sense Duration	
0       0       2B       0       0       1       0       1       0       1       0       0       1       0													
0       0       2B       0       0       1       0       1       0       1       0       0       1       0	0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program VCOM register into OTP
0         0         2B         0         0         1         0         1         1         Write Register for VCOM Control         This command is used to reduce glitch when ACVCOM toggle. Two data bytes D04h and D63h should be set for this													The command required CLKEN=1.
0         1         0         0         0         1         0         0         Control         when ACVCOM toggle. Two data bytes D04h and D63h should be set for this													
0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	0	2B	0	0	1	0	1	0	1	1		
	0	1		0	0	0	0	0	1	0	0	Control	
	0	1		0	1	1	0	0	0	1	1		

Com	man	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM register	Write VCOM register from MCU interface
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		A[7:0] = 00h [POR]
												A[7:0] VCOM A[7:0] VCOM
												08h -0.2 44h -1.7
												0Ch -0.3 48h -1.8
												10h -0.4 4Ch -1.9
												14h -0.5 50h -2
												18h -0.6 54h -2.1
												1Ch -0.7 58h -2.2
												20h -0.8 5Ch -2.3
												24h -0.9 60h -2.4
												28h -1 64h -2.5
												2Ch -1.1 68h -2.6
												30h         -1.2         6Ch         -2.7           34h         -1.3         70h         -2.8
												38h -1.4 74h -2.9
												3Ch -1.5 78h -3
												40h -1.6 Other NA
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read for	Read Register for Display Option:
1	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Display Option	
1	1		B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	Bo	1	A[7:0]: VCOM OTP Selection (Command 0x37, Byte A)
1	1		C <sub>7</sub>	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	Co		(Command 0x37, Byte A)
1	1		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	Do		B[7:0]: VCOM Register
1	1		E <sub>7</sub>	E <sub>6</sub>	E <sub>5</sub>	E <sub>4</sub>	E <sub>3</sub>	E <sub>2</sub>	E <sub>1</sub>	Eo		(Command 0x2C)
1	1		F <sub>7</sub>	F <sub>6</sub>	F <sub>5</sub>	F <sub>4</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	Fo		O[7:0] O[7:0]: Display Mada
1	1		G <sub>7</sub>	G <sub>6</sub>	G <sub>5</sub>	G <sub>4</sub>	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	Go		C[7:0]~G[7:0]: Display Mode (Command 0x37, Byte B to Byte F)
1	1		H <sub>7</sub>	H <sub>6</sub>	H <sub>5</sub>	H <sub>4</sub>	H <sub>3</sub>	H <sub>2</sub>	H <sub>1</sub>	H <sub>0</sub>		[5 bytes]
1	1		17	I <sub>6</sub>	15	I 14	13	12	11	lo		
1	1		J <sub>7</sub>	J <sub>6</sub>	J <sub>5</sub>	14 J4	J <sub>3</sub>	J <sub>2</sub>	J <sub>1</sub>	Jo		H[7:0]~K[7:0]: Waveform Version
1	1		57 K7	K <sub>6</sub>	K5	K <sub>4</sub>	K <sub>3</sub>	K <sub>2</sub>	51 K1	K₀		(Command 0x37, Byte G to Byte J) [4 bytes]
			N/	116	115	114	13	112	IX1	IN0		[10,000]
0	0	2E	0	0	1	0	1	1	1	0	User ID Read	Read 10 Byte User ID stored in OTP:
1	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		A[7:0]]~J[7:0]: UserID (R38, Byte A and
1	1		B <sub>7</sub>	B6	B5	B <sub>4</sub>	Вз	B <sub>2</sub>	B <sub>1</sub>	Bo		Byte J) [10 bytes]
1	1		C <sub>7</sub>	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	-	
1	1	-	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	Do	-	
1	1		E <sub>7</sub>	E <sub>6</sub>	E <sub>5</sub>	E <sub>4</sub>	E <sub>3</sub>	E <sub>2</sub>	E1	E <sub>0</sub>	1	
1	1		F <sub>7</sub>	F <sub>6</sub>	F <sub>5</sub>	F <sub>4</sub>	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	Fo	-	
1	1		G <sub>7</sub>	G <sub>6</sub>	G <sub>5</sub>	G <sub>4</sub>	G <sub>3</sub>	G <sub>2</sub>	G1	Go	1	
1	1		H <sub>7</sub>	H <sub>6</sub>	H <sub>5</sub>	H <sub>4</sub>	H <sub>3</sub>	H <sub>2</sub>	H <sub>1</sub>	H <sub>0</sub>	-	
1	1		17	116 16	115	114  4	3  3	12  2		lo	-	
1	1		17 J7	16 J <sub>6</sub>	15 J <sub>5</sub>	14 J4	13 J3	12 J2	11 J1		-	
		05	-								Otatus Dit Daad	
0	0	2F	0	0	1	0	1 0	1	1	1	Status Bit Read	Read IC status Bit [POR 0x01] A[5]: HV Ready Detection flag [POR=0]
1	1		0	0	A <sub>5</sub>	A <sub>4</sub>	0	0	A <sub>1</sub>	A <sub>0</sub>		0: Ready
												1: Not Ready
												A[4]: VCI Detection flag [POR=0] 0: Normal
												1: VCI lower than the Detect level
												A[3]: [POR=0]
												A[2]: Busy flag [POR=0]
												0: Normal 1: BUSY
												A[1:0]: Chip ID [POR=01]
												Remark:
												A[5] and A[4] status are not valid after
												RESET, they need to be initiated by
												command 0x14 and command 0x15 respectively.
											<u> </u>	rospoolivery.

0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting The contents should be written into RAM before sending this command. The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	31	0	0	1	1	0	0	0	1	Load WS OTP	Load OTP of Waveform Setting The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	32	0	0	1	1	0	0	1	0	Write LUT register	Write LUT register from MCU interface
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		[153 bytes], which contains the content of
0	1		B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	Bo	-	VS[nX-LUTm], TP[nX], RP[n], SR[nXY], FR[n] and XON[nXY]
0	1			:	:		:	1	:	:		Refer to Session 6.7 WAVEFORM
0	1		•				•		a	•		SETTING
										I		
0	0	34	0	0	1	1	0	1	0	0	CRC calculation	CRC calculation command For details, please refer to SSD1680 application note.
												BUSY pad will output high during operation.
0	0	35	0	0	1	1	0	1	0	1	CRC Status Read	CRC Status Read
1	1		A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>		A[15:0] is the CRC read out value
1	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	<b>A</b> <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	<b>A</b> <sub>1</sub>	A <sub>0</sub>		
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h]
												The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	37	0	0	1	1	0	1	1	1	Write Register for Display	
0	1		A <sub>7</sub>	0	0	0	0	0	0	0	Option	A[7] Spare VCOM OTP selection 0: Default [POR]
0	1		B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	Bo		1: Spare
0	1		C7					C <sub>2</sub>				B[7:0] Display Mode for WS[7:0]
0	1		D7 E7	D <sub>6</sub> E <sub>6</sub>	D₅ E₅	D <sub>4</sub> E <sub>4</sub>	D <sub>3</sub> E <sub>3</sub>	D <sub>2</sub> E <sub>2</sub>	D <sub>1</sub> E <sub>1</sub>	D₀ E₀		C[7:0] Display Mode for WS[15:8]
0	1		0	F <sub>6</sub>	0	0	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	Fo		D[7:0] Display Mode for WS[23:16] E[7:0] Display Mode for WS[31:24]
0	1		G7	G <sub>6</sub>	G <sub>5</sub>	G <sub>4</sub>	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>		F[3:0 Display Mode for WS[35:32]
0	1		H <sub>7</sub>	H <sub>6</sub>	H <sub>5</sub>	H <sub>4</sub>	H <sub>3</sub>	H <sub>2</sub>	H <sub>1</sub>	H₀		0: Display Mode 1 1: Display Mode 2
0	1		Ι <sub>7</sub> J <sub>7</sub>	Ι <sub>6</sub> J <sub>6</sub>	Ι <sub>5</sub> J <sub>5</sub>	Ι <sub>4</sub> J <sub>4</sub>	l₃ J₃	Ι <sub>2</sub> J <sub>2</sub>	I <sub>1</sub> J <sub>1</sub>	lo Jo		F[6]: PingPong for Display Mode 2 0: RAM Ping-Pong disable [POR] 1: RAM Ping-Pong enable
												G[7:0]~J[7:0] module ID /waveform version. Remarks: 1) A[7:0]~J[7:0] can be stored in OTP 2) RAM Ping-Pong function is not support for Display Mode 1

0	0	38	0	0	1	1	1	0	0	0	Write Register for User ID	Write Register for User ID
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		A[7:0]]~J[7:0]: UserID [10 bytes]
0	1		B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>		Remarks: A[7:0]~J[7:0] can be stored in
0	1		C <sub>7</sub>		C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>		C <sub>0</sub>		OTP
0	1		D <sub>7</sub> E <sub>7</sub>	D <sub>6</sub> E <sub>6</sub>	D <sub>5</sub> E <sub>5</sub>	D <sub>4</sub> E <sub>4</sub>	D <sub>3</sub> E <sub>3</sub>	D <sub>2</sub> E <sub>2</sub>	D <sub>1</sub> E <sub>1</sub>	D <sub>0</sub> E <sub>0</sub>		
0	1	-	F <sub>7</sub>	F <sub>6</sub>	F <sub>5</sub>	F <sub>4</sub>	F <sub>3</sub>	F <sub>2</sub>	E1	Fo		
0	1		G <sub>7</sub>	G <sub>6</sub>	G <sub>5</sub>	G <sub>4</sub>	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	Go		
0	1		H <sub>7</sub>	H <sub>6</sub>	H <sub>5</sub>	H <sub>4</sub>	H <sub>3</sub>	H <sub>2</sub>	H <sub>1</sub>	Ho		
0	1		17	6	15	4	в	2	1	lo		
0	1		J <sub>7</sub>	$J_6$	<b>J</b> 5	J <sub>4</sub>	J <sub>3</sub>	$J_2$	J <sub>1</sub>	Jo		
0	0	39	0	0	1	1	1	0	0	1	OTP program mode	OTP program mode
0	1		0	0	0	0	0	0	A <sub>1</sub>	Ao		A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage Remark: User is required to EXACTLY
												follow the reference code sequences
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform Control	Select border waveform for VBD
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	0	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		A[7:0] = C0h [POR], set VBD as HIZ.
												A [7:6] :Select VBD option A[7:6] Select VBD as
												00 GS Transition,
												Defined in A[2] and
												A[1:0] 01 Fix Level,
												Defined in A[5:4]
												10 VCOM 11[POR] HiZ
												A [5:4] Fix Level Setting for VBD
												A[5:4] VBD level
												00 VSS 01 VSH1
												10 VSL
												11 VSH2
												A[2] GS Transition control
												A[2] GS Transition control
												0 Follow LUT
												(Output VCOM @ RED)
												1 Follow LUT
												A [1:0] GS Transition setting for VBD
												A[1:0] VBD Transition
												00 LUT0 01 LUT1
												10 LUT2
												11 LUT3
0	0	25	0	0	1	4	4	4	4	1	End Option (EODT)	Option for LUT and
0	0	3F	0 A7	0 A6	1 A5	1 A4	1 A3	1 A2	1 A1	1 A0	End Option (EOPT)	Option for LUT end A[7:0]= 02h [POR]
			~	<b>A</b> 6	As	<b>~</b> 4	<b>A</b> 3	<b>A</b> 2		10		22h Normal.
												07h Source output level keep previous output before power off
			-									
0	0	41	0	1	0	0	0	0	0	1	Read RAM Option	Read RAM Option
0	1		0	0	0	0	0	0	0	A <sub>0</sub>		A[0]= 0 [POR]
												0 : Read RAM corresponding to RAM0x24 1 : Read RAM corresponding to RAM0x26
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address	Specify the start/end positions of the
0	1	44	0	0	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Start / End position	window address in the X direction by an
0	1		0	0	B <sub>5</sub>	B <sub>4</sub>	A <sub>3</sub> B <sub>3</sub>	A <sub>2</sub> B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	,	address unit for RAM
			0	0			03	02				AIS:01: XSAIS:01 XStort BOD - 00h
												A[5:0]: XSA[5:0], XStart, POR = 00h B[5:0]: XEA[5:0], XEnd, POR = 15h
										L		r 1

					-							1		
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y- address Start / End position	Specify the start/end positions of the window address in the Y direction by an		
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>		address unit for RAM		
0	1	-	0	0	0	0	0	0	0	A <sub>8</sub>	-			
0	1	-	B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	-	A[8:0]: YSA[8:0], YStart, POR = 000h B[8:0]: YEA[8:0], YEnd, POR = 127h		
0	1		0	0	0	0	0	0	0	B8				
0	0	46	0	1	0	0	0	1	1	0	Auto Write RED RAM for	Auto Write RED RAM for Regular Pattern		
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	0	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Regular Pattern	A[7:0] = 00h [POR]		
												A[7]: The 1st step value, POR = 0 A[6:4]: Step Height, POR= 000 Step of alter RAM in Y-direction accord to Gate		
												A[6:4] Height A[6:4] Height		
												000 8 100 128		
												001 16 101 256		
												010 32 110 296		
												011 64 111 NA		
												Step of alter RAM in X-direction according to Source           A[2:0]         Width         A[2:0]         Width           000         8         100         128           001         16         101         176           010         32         110         NA           011         64         111         NA           BUSY pad will output high during operation.         000         000         000		
												1		
0	0	47	0 A7	1 A <sub>6</sub>	0 A5	0 A4	0	1 A2	1 A1	1 A <sub>0</sub>	Auto Write B/W RAM for Regular Pattern	Auto Write B/W RAM for Regular Pattern A[7:0] = 00h [POR] A[7]: The 1st step value, POR = 0 A[6:4]: Step Height, POR= 000		
												Step of alter RAM in Y-direction accordin to Gate		
												A[6:4] Height A[6:4] Height		
												000 8 100 128		
												001 16 101 256		
												010 32 110 296		
												011 64 111 NA		
												A[2:0]: Step Width, POR= 000         Step of alter RAM in X-direction accordin to Source         A[2:0]       Width         A[2:0]       Width         A[2:0]       Width         000       8       100         16       101       176         010       32       110         011       64       111         NA       During operation, BUSY pad will output		
												high.		
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address	Make initial settings for the RAM X		
0	1		0	0	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A	counter	address in the address counter (AC)		
												A[5:0]: 00h [POR].		
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address	Make initial settings for the RAM Y		
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	counter	address in the address counter (AC)		
0	1		0	0	0	0	0	0	0	A <sub>0</sub>		A[8:0]: 000h [POR].		
v			U	U	0				U	<b>~</b> 8	1	1		
0	0	7F	0	1	1	1	1	1	1	1	NOP	This command is an empty command; it does not have any effect on the display module. However it can be used to terminate Frame Memory Write or Read Commands.		

#### 8.Optical Specifications

Measurements are made with that the illumination is under an angle of 45 degree, the detection is perpendicular unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур.	Max	Units	Notes
R	White Reflectivity	White	30	35	-	%	8-1
CR	Contrast Ratio	Indoor	8:1		-		8-2
GN	2Grey Level	-		DS+(WS-DS)*n(m-1)			8-3
T update	Image update time	at 25 °C		14	-	sec	
Life		Topr		1000000times or 5years			

#### Notes:

8-1. Luminance meter: Eye-One Pro Spectrophotometer.

8-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.

8-3 WS: White state, DS: Dark state

#### 9. Handling, Safety and Environment Requirements

	Warning						
The display glass may break when it is dropped or bumped on a hard surface. Handle							
with care. Should the display break, do not touch the electrophoretic material. In case							
of contact with electrophoretic r	material, wash with water and soap.						
	Caution						
	be exposed to harmful gases, such as acid and alkali components. Disassembling the display module.						
Disassembling the display module can cause permanent damage and invalidates the warranty agreements.							
Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.							
Data sheet status							
Product specification	This data sheet contains final product specifications.						
	Limiting values						
Limiting values given are in acc (IEC	cordance with the Absolute Maximum Rating System						
134).Stress above one or more	e of the limiting values may cause permanent damage						
	ratings only and operation of the device at these or at						
any other conditions above those given in the Characteristics sections of the							
	posure to limiting values for extended periods may						
affect device reliability.							
Ар	plication information						

Where application information is given, it is advisory and does not form part of the specification.

## **10.Reliability test**


NO	Test items	Test condition
1	Low-Temperature Storage	T = -25°C, 240 h Test in white pattern
2	High-Temperature Storage	T=70° C, RH=40%, 240h Test in white pattern
3	High-Temperature Operation	T=40°C, RH=35%, 240h
4	Low-Temperature Operation	0°C, 240h
5	High-Temperature, High-Humidity Operation	T=40°C, RH=80%, 240h
6	High Temperature, High Humidity Storage	T=50° C, RH=80%, 240h Test in white pattern
7	Temperature Cycle	1 cycle:[-25° C 30min]→[+70 ° C 30 min] : 50 cycles Test in white pattern
8	UV exposure Resistance	765W/m <sup>2</sup> for 168hrs,40 °C Test in white pattern
9	ESD Gun	Air+/-15KV;Contact+/-8KV (Test finished product shell, not display only) Air+/-8KV;Contact+/-6KV (Naked EPD display, no including IC and FPC area) Air+/-4KV;Contact+/-2KV (Naked EPD display, including IC and FPC area)

#### Note:

Put in normal temperature for 1hour after test finished, display performance is ok.




## 11. Block Diagram





#### **12. Reference Circuit**



#### **13. Matched Development Kit**

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh blackwhite E-paper Display and three-color (black, white and red/Yellow) Good Display 's E-paper Display. And it is also added the functions of USB serial port, Raspberry Pi and LED indicator light ect.

DESPI Development Kit consists of the development board and the pinboard.

More details about the Development Kit, please click to the following link:

https://www.good-display.com/product/53/



## 14. Typical Operating Sequence 14.1 Normal Operation Flow

	1. Power On
,	Supply VCI
	Wait 10ms
	$\mathbf{I}$
	2. Set Initial Configuration
	Define SPI interface to communicate with MCU
	HW Reset
	SW Reset by Command 0x12
	Wait 10ms
	3. Send Initialization Code
	Set gate driver output by Command 0x01
	Set display RAM size by Command 0x11, 0x44, 0x45
	Set panel border by Command 0x3C
	4. Load Waveform LUT
	Sense temperature by int/ext TS by Command 0x18
	Load waveform LUT from OTP by Command 0x22,
	0x20 or by MCU
	Wait BUSY Low
	5. Write Image and Drive Display Panel
	Write image data in RAM by Command 0x4E, 0x4F,
	0x24, 0x26
	Set softstart setting by Command 0x0C
	Drive display panel by Command 0x22, 0x20
	Wait BUSY Low
_	
	6. Power Off
,	Deep sleep by Command 0x10

ACTION	VALUE/DATA	COMMENT						
	POWER ON							
delay	10ms							
PIN CONFIG								
RESE#	low	Hardware reset						
delay	200us							
RESE#	high							
delay	200us							
Read busy pin		Wait for busy low						
Command 0x12		Software reset						
Read busy pin		Wait for busy low						
Command 0x01	Data 0xF9 0x00 0x00	Set display size and driver output control						
Command 0x11	Data 0x01	Ram data entry mode						
Command 0x44	Data 0x01 0x10	Set Ram X address						
Command 0x45	Data 0xF9 0x00 0x00 0x00	Set Ram Y address						
Command 0x3C	Data 0xC0	Set border						
	SET VOLTAGE AND	LOAD LUT						
Command 0x2C	Data 0x70	Set VCOM value						
Command 0x03	Data 0x17	Gate voltage setting						
Command 0x04	Data 0x41 0x00 0x32	Source voltage setting						
Command 0x32	Write 224bytes LUT	Load LUT						
	LOAD IMAGE AND	UPDATE						
Command 0x4E	Data 0x01	Set Ram X address counter						
Command 0x4F	Data 0xF9 0x00	Set Ram Y address counter						
Command 0x24	4000bytes	Load image (128/8*250)(BW)						
Command 0x22	Data 0XC7	Image update						
Command 0x4E	Data 0x01	Set Ram X address counter						
Command 0x4F	Data 0xF9 0x00	Set Ram Y address counter						
Command 0x26	4000bytes	Load image (128/8*250)(R)						
Command 0x22	Data 0XC7	Image update						
Command 0x20								
Read busy pin								
Command 0x10	Data 0X01	Enter deep sleep mode						
	POWER OF	F						

## 14.2 Normal Operation Reference Program Code


#### **15. Inspection condition 15. 1 Environment**

Temperature: 25±3℃ Humidity: 55±10%RH


#### 15. 2 Illuminance

Brightness:  $1200 \sim 1500LUX$ ; distance: 20-30CM; Angle: Relate  $30^{\circ}$  surround.

#### **15.3 Inspection method**







## **15.5 Inspection standard**

## **15.5.1 Electric inspection standard**

NO.	Item	Standard	Defect level	Method	Scope
1	Display	Display complete Display uniform	MA		
2	Black/White spots	$D \le 0.25 \text{mm}$ , Allowed $0.25 \text{mm} < D \le 0.4 \text{mm} \cdot N \le 3$ , and $D = 0.4 \text{mm} \cdot N \le 3$ , and 0.4 mm < D Not Allow	MI	Visual inspection	
3	Black/White spots (No switch)	L $\leq$ 0.6mm, W $\leq$ 0.2mm, N $\leq$ 1 L $\leq$ 2.0mm,W $>$ 0.2mm, Not Allow L $>$ 0.6mm, Not Allow	MI	Visual/ Inspection card	Zone A
4	Ghost image	Allowed in switching process	MI	Visual inspection	
5	Flash spots/ Larger FPL size	Flash spots in switching, Allowed FPL size larger than viewing area, Allowed	MI	Visual/ Inspection card	Zone A Zone B
6	Display wrong/Missing	All appointed displays are showed correct	МА	Visual inspection	Zone A
7	Short circuit/ Circuit break/ Display abnormal	Not Allow			


15.5.2 Appearance	inspection standard
-------------------	---------------------

NO.	Item	Standard	Defect level	Method	Scope
1	B/W spots /Bubble/ Foreign bodies/ Dents	$L \rightarrow U$ $D = (L + W)/2$ $D \le 0.25 \text{ mm}, \text{ Allowed}$ $0.25 \text{ mm} < D \le 0.4 \text{ mm}, \text{ N} \le 3$ $D > 0.4 \text{ mm}, \text{ Not Allow}$	MI	Visual inspection	Zone A
2	Glass crack	Not Allow	МА	Visual	Zone A Zone B
3	Dirty	Allowed if can be removed	MI	/ Microscope	Zone A Zone B
4	Chips/Scratch/ Edge crown	x $\leq 3$ mm, Y $\leq 0.5$ mmAnd without affecting the electrode is permissible $y$ $\leq 2$ mm $\leq X$ or 2mm $\leq Y$ Not Allow $\leq 0.1$ mm, L $\leq 5$ mm, No harm to the electrodes and N $\leq 2$ allow	MI	Visual / Microscope	Zone A Zone B
5	TFT Cracks	Not Allow	МА	Visual / Microscope	Zone A Zone B
6	Dirty/ foreign body	Allowed if can be removed/ allow	MI	Visual / Microscope	Zone A / Zone B
7	FPC broken/ Goldfingers xidation/ scratch	Not Allow	МА	Visual / Microscope	Zone B

8	TFT edge bulge /TFT chromatic aberration	TFT edge bulge: $X \leq 3$ mm, $Y \leq 0.3$ mm Allowed TFT chromatic aberration :Allowed	MI	Visual / Microscope	Zone A Zone B
9	PCB damaged/ Poor welding/ Curl	PCB (Circuit area) damaged Not Allow PCB Poor welding Not Allow PCB Curl≤1%			
10	Edge glue height/ Edge glue bubble	Edge Adhesives H≤PS surface (Including protect film) Edge adhesives seep in≤1/2 Margin width Length excluding Edge adhesives bubble: bubble Width ≤1/2 Margin width; Length ≤0.5mm <sub>☉</sub> n≤5	MI	Visual / Ruler	Zone B
11	Protect film	Surface scratch but not effect protect function, Allowed		Visual Inspection	
12	Silicon glue	Thickness $\leq$ PS surface(With protect film): Full cover the IC; Shape: The width on the FPC $\leq$ 0.5mm (Front) The width on the FPC $\leq$ 1.0mm (Back) smooth surface,No obvious raised.	MI	Visual Inspection	
13	Warp degree (TFT substrate)	t≤2.0mm	MI	Ruler	
14	Color difference in COM area (Silver point area)	Allowed		Visual Inspection	



#### 16.Packaging



#### **17.** Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL /EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.
- (7) For more precautions, please click on the link: https://www.good-display.com/news/80.html