

2.13 inch E-paper Display Series GDEY0213D32LT

Dalian Good Display Co., Ltd.





Product Specifications

Customer	Standard
Description	2.13" E-PAPER DISPLAY
Model Name	GDEY0213D32LT
Date	2023/08/18
Revision	1.0

Design Engineering			
Approval	Check	Design	
宝刘 印玉	燕修 印凤	之吴印良	

No.18, Zhonghua West ST, Ganjingzi DST, Dalian, CHINA

Tel: +86-411-84619565

Email: info@good-display.com

Website: www.good-display.com

CONTENTS

1. Over View	4
2. Features	4
3. Mechanical Specifications	4
4. Mechanical Drawing of EPD module	5
5. Input /Output Pin Assignment	6
6. Electrical Characteristics	7
6.1 Absolute Maximum Rating	7
6.2 Panel DC Characteristics	8
6.3 Panel A Characteristics	9
6.3.1 MCU Interface Selection	
6.3.2 MCU Serial Interface(4-wire SPI)	
6.3.3 MCU Serial Interface(3-wire SPI)	
6.3.4 Interface Timing	-12
7. Command Table	-13
8. Optical Specifications	-24
9. Typical Application Circuit with SPI Interface	
10. Reliability test	-25
11. Matched demo kit	-26
12. Typical Operating Sequence	·27
12.1 Normal Operation Flow	27
13. Inspection method and condition	-28
13.1 Inspection condition	-28
13.2 Display area	·28
13.3 General inspection standards for product	-29
14. Packaging	-32
15. Handling, Safety and Environment Requirements	-33
16. Precautions	-34

1. Over View

GDEY0213D32LT is an Active Matrix Electrophoretic Display (AM EPD), with interface and a reference system design. The display is capable to display images at 1-bit white, black full display capabilities. The 2.13inch active area contains 250×122 pixels. The module is a TFT-array driving electrophoresis display, with integrated circuits including gate driver, source driver, MCU interface, timing controller, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label (ESL) System.


2. Features

- 250×122 pixels display
- High contrast High reflectance
- Ultra wide viewing angle Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- \bullet Low operating temperature range -25 $^\circ$ 10 $^\circ$
- Landscape portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Waveform can stored in On-chip OTP or written by MCU
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I²C signal master interface to read external temperature sensor
- Built-in temperature sensor

3. Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	2.13	Inch	
Display Resolution	122(H)×250(V)	Pixel	DPI:130
Active Area	23.7046×48.55	mm	
Pixel Pitch	0.1943×0.1942	mm	
Pixel Configuration	Rectangle		
Outline Dimension	29.2(H)×59.2 (V) ×1.0(D)	mm	
Module Weight	3.2±0.5	g	

4. Mechanical Drawing of EPD module



5. Input / Output Terminals

No.	Name	I/O	Description	Remark
1	NC		Do not connect with other NC pins	Keep Open
2	GDR	0	N-Channel MOSFET Gate Drive Control	
3	RESE	Ι	Current Sense Input for the Control Loop	
4	NC	NC	Do not connect with other NC pins	Keep Open
5	VSH2	С	Positive Source driving voltage(Red)	
6	TSCL	0	This pin is I ² C Interface to digital temperature sensor Clock pin. External pull up resistor is required when connecting to I ² C slave. When not in use: Open	
7	TSDA	I/O	This pin is I ² C Interface to digital temperature sensor Data pin. External pull up resistor is required when connecting to I ² C slave. When not in use: Open	
8	BS1	Ι	Bus Interface selection pin	Note 5-5
9	BUSY	0	Busy state output pin	Note 5-4
10	RES#	Ι	Reset signal input. Active Low.	Note 5-3
11	D/C#	Ι	Data /Command control pin	Note 5-2
12	CS#	Ι	Chip select input pin	Note 5-1
13	SCL	Ι	Serial Clock pin (SPI)	
14	SDA	I/O	Serial Data pin (SPI)	
15	VDDIO	Р	Power Supply for interface logic pins It should be connected with VCI	
16	VCI	Р	Power Supply for the chip	
17	VSS	Р	Ground	
18	VDD	С	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS	
19	VPP	Р	FOR TEST	
20	VSH1	С	Positive Source driving voltage	
21	VGH	С	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	С	Negative Source driving voltage	

도 GooDisplay

23	VGL		Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	С	VCOM driving voltage	

I = Input Pin, O =Output Pin, I/O = Bi-directional Pin (Input/output), P = Power Pin, C = Capacitor Pin

Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.

Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4-wire SPI mode. When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin is Busy state output pin. When Busy is High, the operation of chip should not be interrupted, command should not be sent. The chip would put Busy pin High when –Outputting display waveform -Communicating with digital temperature sensor.

Note 5-5: Bus interface selection pin

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
Н	3- lines serial peripheral interface(SPI) - 9 bits SPI

6. Electrical Characteristics

6.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +6.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic Output voltage	VOUT	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	-25 to +10	°C
Storage Temp range	TSTG	-25 to+70	°C
Optimal Storage Temp	TSTGo	23±2	°C
Optimal Storage Humidity	HSTGo	55±10	%RH


Note: Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.

6.2 Panel DC Characteristics

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =23°C

Parameter	Symbol	Conditions	Applica ble pin	Min.	Тур.	Max	Units
Single ground	V _{SS}	-		-	0	-	V
Logic supply voltage	V _{CI}	-	VCI	2.2	3.0	3.7	V
Core logic voltage	V _{DD}		VDD	1.7	1.8	1.9	V
High level input voltage	V _{IH}	-	-	0.8 V _{CI}	-	-	V
Low level input voltage	V _{IL}	-	-	-	-	0.2 V _{CI}	V
High level output voltage	V _{OH}	IOH = -100uA	-	0.9 VCI	-	-	V
Low level output voltage	V _{OL}	IOL = 100uA	-	-	-	0.1 V _{CI}	V
Typical power	P _{TYP}	V _{CI} =3.0V	-	-	6.0	-	mW
Deep sleep mode	P _{STPY}	V _{CI} =3.0V	-	-	0.003	-	mW
Typical operating current	Iopr_V _{CI}	V _{CI} =3.0V	-	-	2.0	-	mA
Image update time	-	10 °C	-	-	7.0	-	sec
Sleep mode current	Islp_V _{CI}	DC/DC off No clock No input load Ram data retain	2	-	20		uA
Deep sleep mode current	Idslp_V _{CI}	DC/DC off No clock No input load Ram data not retain	-	-	1	5	uA

Notes: 1. The typical power is measured with following transition from horizontal 2 scale pattern to vertical 2 scale pattern.



- 2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.
- 3. The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Good Display.

6.3 Panel AC Characteristics

6.3.1 MCU Interface Selection

The pin assignment at different interface mode is summarized in Table 6-4-1. Different MCU mode can be set by hardware selection on BS1 pins. The display panel only supports 4-wire SPI or 3-wire SPI interface mode.

Pin Name	Data/Comma	nd Interface		Control Signa	1
Bus interface	SDA	SCL	CS#	D/C#	RES#
BS1=L 4-wire SPI	SDA	SCL	CS#	D/C#	RES#
BS1=H 3-wire SPI	SDA	SCL	CS#	L	RES#

6.3.2 MCU Serial Interface (4-wire SPI)


The serial interface consists of serial clock SCL, serial data SDA, D/C#, CS#. This interface supports Write mode and Read mode.

Function	CS#	D/C #	SCL
Write command	L	L	1
Write data	L	Н	1

Note: † stands for rising edge of signal

In the write mode SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte . The data byte in the shift register is written to the Graphic Display Data RAM /Data Byte register or command Byte register according to D/C# pin.

Figure 6-1: Write procedure in 4-wire SPI mode




In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0 with D/C# keep low.
- 3. After SCL change to low for the last bit of register, D/C# need to drive to high.
- 4. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
- 5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.

🔄 GooDisplay

Figure 6-2: Read procedure in 4-wire SPI mode



6.3.3 MCU Serial Interface (3-wire SPI)


The 3-wire serial interface consists of serial clock SCL, serial data SDA and CS#. This interface also supports Write mode and Read mode.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Function	CS#	D/C#	SCL
Write command	L	Tie	1
Write data	L	Tie	1


Note: † stands for rising edge of signal


Figure 6-3: Write procedure in 3-wire SPI mode



In the Read mode:


- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. D/C=0 is shifted thru SDA with one rising edge of SCL
- 3. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0.
- 4. D/C=1 is shifted thru SDA with one rising edge of SCL
- 5. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.
- 6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.





6.3.4 Interface Timing

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =25°C.



Serial Interface Timing Characteristics

(VCI - VSS = 2.2V to 3.7V, TOPR = 25°C, CL=20pF)

Write mode

Symbol	Parameter	Min	Тур	Max	Unit
fscl	SCL frequency (Write Mode)	-	-	20	MHz
cssu	Time CS# has to be low before the first rising edge of SCLK	60	-	-	ns
t _{CSHLD}	Time CS# has to remain low after the last falling edge of SCLK	65	-	-	ns
t _{csнigн}	Time CS# has to remain high between two transfers	100	-	-	ns
tsclhigh	Part of the clock period where SCL has to remain high	25	-	-	ns
tscllow	Part of the clock period where SCL has to remain low	25	-	-	ns
tsisu	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10	-	-	ns
t _{sihld}	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40	-	-	ns
l mode					
Symbol	Parameter	Min	Тур	Max	Unit
fscl	SCL frequency (Read Mode)	-	-	2.5	MHz
t _{cssu}	Time CS# has to be low before the first rising edge of SCLK	100	-	-	ns
t _{CSHLD}	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tсsніgн	Time CS# has to remain high between two transfers	250	-	-	ns
tsclніgн	Part of the clock period where SCL has to remain high	180	-	-	ns
tscllow	Part of the clock period where SCL has to remain low	180	-	-	ns
tsosu	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL	-	50	-	ns
-3030					

7. Command Table

Com	man	d Tal	ole									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setting
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[8:0]= 127h [POR], 296 MUX
0	1		0	0	0	0	0	0	0	A ₈	-	MUX Gate lines setting as (A[8:0] + 1).
0	1		0	0	0	0	0	B ₂	B ₁	B ₀	-	B[2:0] = 000 [POR].
			•	Ũ	Ũ			02				Gate scanning sequence and direction
												B[2]: GD
												Selects the 1st output Gate GD=0 [POR],
												G0 is the 1st gate output channel, gate
												output sequence is G0,G1, G2, G3,
												GD=1,
												G1 is the 1st gate output channel, gate output sequence is G1, G0, G3, G2,
												B[1]: SM
												Change scanning order of gate driver.
												SM=0 [POR],
												G0, G1, G2, G3295 (left and right gate
												interlaced) SM=1,
												G0, G2, G4G294, G1, G3,G295
												В[0]: ТВ
												TB = 0 [POR], scan from G0 to G295
												TB = 1, scan from G295 to G0.
0	0	03	0	0	0	0	0	0	1	1	Gate Driving voltage	Set Gate driving voltage
0	1		0	0	0	A ₄	A ₃	A ₂	A ₁	A ₀	Control	A[4:0] = 00h [POR]
												VGH setting from 10V to 20V A[4:0] VGH A[4:0] VGH
												00h 20 0Dh 15
												03h 10 0Eh 15.5
												04h 10.5 0Fh 16
												05h 11 10h 16.5
												06h 11.5 11h 17
												07h 12 12h 17.5
												08h 12.5 13h 18
												07h 12 14h 18.5
												08h 12.5 15h 19
												09h 13 16h 19.5 0Ah 13.5 17h 20
												OAn 13.5 17n 20 0Bh 14 Other NA
												0Ch 14.5
_	-											

🕒 GooDisplay

Com	man	d Tal	ole											
<u> </u>	D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Comn	nand		Description
0	0	04	0	0	0	0	0	1	0	0	Sourc	e Driving	voltage	Set Source driving voltage
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Contro	bl	-	A[7:0] = 41h [POR], VSH1 at 15V
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	1			B[7:0] = A8h [POR], VSH2 at 5V. C[7:0] = 32h [POR], VSL at -15V
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀	1			Remark: VSH1>=VSH2
A[7]	/B[7]	= 1,						A	7]/B[7	'] = C),			C[7] = 0,
VSF	11/VS		/oltag	je se	tting	from	2.4V					e setting f	from 9V	VSL setting from -5V to -17V
to 8		Lyou	10/01/0		17.01	VOUA	A (0110		17V			A (D(7-0)	VOLIANOLI	
	B[7:0] 8Eh		1/VSH2 2.4	<u> </u>	[7:0] Fh		/VSH2 .7		A/B[7:0] 23h	VS	H1/VSH2	A/B[7:0] 3Ch	VSH1/VSH 14	2 C[7:0] VSL 0Ah -5
	8Fh		2.5		Oh		.8		24h		9.2	3Dh	14.2	0Ch -5.5
	90h 91h	-	2.6	-	1h 2h		.9 6	\vdash	25h 26h	+	9.4 9.6	3Eh 3Fh	14.4 14.6	0Eh -6
	92h		2.8		3h		.1		27h		9.8	40h	14.8	10h -6.5 12h -7
	93h 94h		2.9 3		4h 5h		.2 .3	\vdash	28h 29h	+	10 10.2	41h 42h	15 15.2	12n -7 14h -7.5
	95h	;	3.1	В	6h	6	.4		29h		10.2	42h 43h	15.4	16h -8
	96h 07h	_	3.2 3.3	-	7h		.5		2Bh 2Ch	T	10.6	44h	15.6	18h -8.5
	97h 98h		3.3 3.4		8h 9h	<u> </u>	.6 .7	\vdash	2Ch 2Dh	+	10.8 11	45h 46h	15.8 16	1Ah -9 1Ch -9.5
	99h	_	3.5		Ah		.8		2Eh		11.2	47h	16.2	1611 -3.5 1Eh -10
	9Ah 9Bh		3.6 3.7	<u> </u>	Bh Ch		.9 7	\vdash	2Fh 30h	+	11.4 11.6	48h 49h	16.4 16.6	20h -10.5
	9Ch	;	3.8	В	Dh	7	.1		31h		11.8	4Ah	16.8	22h -11
	9Dh 9Eh		3.9 4		Eh		.2 .3	\vdash	32h 33h	_	12 12.2	4Bh Other	17 NA	24h -11.5 26h -12
	9Fh		4 BFh 4.1 C0h 4.2 C1h 4.3 C2h			7	.4		34h		12.4	Other		28h -12.5
	A0h						.5		35h		12.6			2Ah -13
	A1h A2h		4.3		3h		.6 .7		36h 37h	+	12.8 13			2Ch -13.5 2Eh -14
	A3h		4.5		4h		.8		38h		13.2			30h -14.5
	A4h A5h		4.6 4.7		5h 6h		.9 8		39h 3Ah	_	13.4 13.6			32h -15
	A6h		4.8	С	7h	8	.1		3Bh		13.8			34h -15.5
	A7h A8h	_	4.9 5	-	8h 9h		.2 .3							36h -16 38h -16.5
	A9h		5.1	-	Ah		.4							3Ah -17
	AAh		5.2 5.3	<u> </u>	Bh		.5 .6							Other NA
	ABh ACh		5.4		Dh		.0							
	ADh	-	5.5		Eh		.8							
	AEh		5.6	01	ther	N	A							
0	0	08	0	0	0	0	1	0	0	0	Initial	Code Set	ting	Program Initial Code Setting
											OTPF	Program		The command required CLKEN=1.
														Refer to Register 0x22 for detail.
														BUSY pad will output high during
														operation.
0	0	09	0	0	0	0	1	0	0	1	\M/rite	Register f	or Initial	Write Register for Initial Code Setting
0	1	09	0 A7	-	A ₅	A ₄	A ₃	-	0 A1	A ₀		Setting	or mud	Selection
	1			A ₆				A ₂						A[7:0] ~ D[7:0]: Reserved
0			B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	-			Details refer to Application Notes of Initial
0	1		C ₇			C ₄	C ₃	C ₂			-			Code Setting
0	1		D ₇	D ₆	D ₅	D4	D ₃	D ₂	D ₁	D ₀				
0	0	0A	0	0	0	0	1	0	1	0			or Initial	Read Register for Initial Code Setting
											Code	Setting		

🗗 GooDisplay

Com											1-	
	D/C#		D7	D6	D5	D4	D3	D2	_	_		Description
0	0	0C	0	0	0	0	1	1	0	_		Booster Enable with Phase 1, Phase 2 and Phase for soft start current and duration setting.
	1		1	A ₆	A ₅	A ₄	A ₃	A ₂	_	_	0	A[7:0] -> Soft start setting for Phase1
0	1		1	B ₆	B ₅	B4	B ₃	B ₂		_	_	= 8Bh [POR]
0	1		1	C ₆	C ₅	C ₄	C ₃	C ₂	<u> </u>	_		B[7:0] -> Soft start setting for Phase2 = 9Ch [POR]
0	1		0	0	D ₅	D ₄	D ₃	D ₂	2 D	1 D	0	C[7:0] -> Soft start setting for Phase3
												= 96h [POR] D[7:0] -> Duration setting
												= 0Fh [POR]
												Bit Description of each byte: A[6:0] / B[6:0] / C[6:0]:
												Bit[6:4] Driving Strength Selection
												000 1(Weakest)
												001 2
												010 3
												011 4
												100 5
												101 6
												110 7
												111 8(Strongest)
												Bit[3:0] Min Off Time Setting of GDR [Time unit]
												0000
												~ NA 0011
												0100 2.6
												0101 3.2
												0110 3.9
												0111 4.6
												1000 5.4
												1001 6.3
												1010 7.3
									1			1011 8.4
												1100 9.8
												1101 11.5
												1110 13.8
												1111 16.5
												D[5:0]: duration setting of phase D[5:4]: duration setting of phase 3 D[3:2]: duration setting of phase 2 D[1:0]: duration setting of phase 1
												Bit[1:0] [Approximation]
												00 10ms
												01 20ms
												10 30ms
												11 40ms
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep mode	Deep Sleep mode Control:
0	1		0	0	0	0	0	0	A ₁	A ₀		A[1:0] : Description
-				-	Ĩ	-	-	-	- • •			00 Normal Mode [POR]
												01 Enter Deep Sleep Mode 1
												11 Enter Deep Sleep Mode 2
												After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high. Remark:
												To Exit Deep Sleep mode, User required to send HWRESET to the driver



0	0	11	0	0	0	1	0	0	0	1	Data Entry mode setting	Define data entry sequence
0	1		0	0	0	0	0	A ₂	A ₁	A ₀		A[2:0] = 011 [POR]
												A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 –Y decrement, X decrement, 01 –Y decrement, X decrement, 10 –Y increment, X decrement, 11 –Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to
												their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection A[7:0] = 00h [POR] The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts.
												BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	1		0	A ₆	A ₅	A4	0	A ₂	A ₁	Ao		A[6:4]=n for cool down duration:10ms x (n+1)A[2:0]=m for number of Cool Down Loopto detect.The max HV ready duration is10ms x (n+1) x (m)HV ready detection will be trigger aftereach cool down time. The detection will becompleted when HV is ready.For 1 shot HV ready detection, A[7:0] canbe set as 00h.



	•	4.5					•	4				
0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection A[2:0] = 100 [POR] , Detect level at 2.3V
0	1		0	0	0	0	0	A ₂	A ₁	A ₀		A[2:0] - 100 [FOR] , Detect level at 2.3V A[2:0] : VCI level Detect
												A[2:0] VCI level
												100 2.3V
												101 2.4V
												110 2.5V
												111 2.6V
												Other NA
												The command required CLKEN=1 and
												ANALOGEN=1
												Refer to Register 0x22 for detail.
						ANALOG Refer to 1 1 0 0 0 5 A_4 A_3 A_2 A_1 6 A_3 A_2 A_1 A_0 1 1 0 1 0 0 6 A_4 A_3 A_2 A_1 A_1 A_0 0 0 0 1 A_0 0 0 0 0 1 1 0 1 1 A_6 A_5 A_4 A_6 A_7 A_6 A_6 A_7 A_6 A_6 A_7 A_6 A_7 A_6 A_5 A_1 A_1 A_2 A_1 A_1 A_2 A_1 A_2 A_1 A_1 A_2 A_1 A_1 A_2 A_1 A_1 A_2 A_1 A_2 A_3 A_2 A_1 A_2 A_1 A_2 A_3 A_2 A_1 A_2 A_1 A_3 A_2 A_1 A_2 A_2 A_3 A_2 A_3 A_2 A_3 A_2 A_3 A_2 A_3 A_3 A_2 A_1 <		After this commond initiated XO				
												After this command initiated, VCI
						$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		BUSY pad will output high during				
												detection.
												The detection result can be read from the
												Status Bit Read (Command 0x2F).
0	0	18	0	0	0	1	1	0	0	0	Temperature Sensor	Temperature Sensor Selection
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[7:0] = 48h [POR], external temperatrure
												sensor A[7:0] = 80h Internal temperature sensor
												A[1.0] – oon internal temperature sensor
0	0	1 A	0	0	0	1	1	0	1	0		Write to temperature register.
0	1		A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A 4		A[11:0] = 7FFh [POR]
0	1		Аз	A ₂	A 1	A ₀	0	0	0	0	temperature register)	
	•			•	-			•			-	
0	0	1B	0	0	0							Read from temperature register.
1	1		A ₁₁ A ₃	A ₁₀	A ₉ A ₁		_					
	-		A 3	R 2	A 1	A0	0	0	0			
0	0	1C	0	0	0	1	1	1	0	0	Temperature Sensor	Write Command to External temperature
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Control (Write Command to External temperature	sensor. A[7:0] = 00h [POR],
0	1		B ₇	B ₆	B ₅	B ₄	B₃	B ₂	B ₁	B ₀	sensor)	B[7:0] = 00h [POR],
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		C[7:0] = 00h [POR],
												A[7:6]
												A[7:6] Select no of byte to be sent
												00 Address + pointer 01 Address + pointer + 1st parameter
												Address + pointer + 1st parameter +
												10 2nd pointer 11 Address
												A[5:0] – Pointer Setting
												B[7:0] – 1 st parameter
												C[7:0] – 2 nd parameter The command required CLKEN=1.
												Refer to Register 0x22 for detail.
												After this command initiated, Write Command to external temperature sensor
												starts. BUSY pad will output high during
												operation.
	_	00			4			_				Activete Display United Or
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence
												The Display Update Sequence Option is
												located at R22h.
												BUSY pad will output high during
												operation. User should not interrupt this
												operation to avoid corruption of panel images.
											l	



0	0	21	0	0	1	0	0	0	0	1	Display Update Control	RAM content option for Display	Update
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A 1	A ₀	1	A[7:0] = 00h [POR] B[7:0] = 00h [POR]	
0	1		B ₇	0	0	0	0	0	0	0	-	A[7:4] Red RAM option	
												0100 Bypass RAM con 1000 Inverse RAM con	
												A[3:0] BW RAM option 0000 Normal	
												0100 Bypass RAM con 1000 Inverse RAM con	
												B[7] Source Output Mode	
												0 Available Source from S 1 Available Source from S	
												Available Source from S	0103107
0	0	22	0 A7	0 A ₆	1 A5	0 A4	0 A3	0 A2	1 A1	0 Ao	Display Update Control 2	Display Update Sequence Opti Enable the stage for Master Ac	
				10		/14	~	12				A[7:0]= FFh (POR)	Parameter
												Operating sequence Enable clock signal	(in Hex) 80
												Disable clock signal	01
												Enable clock signal → Enable Analog	C0
												Disable Analog → Disable clock signal	03
												Enable clock signal → Load LUT with DISPLAY Mode 1 → Disable clock signal	91
												Enable clock signal → Load LUT with DISPLAY Mode 2 → Disable clock signal	99
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 1 → Disable clock signal	B1
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 2 → Disable clock signal	B 9
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 1 → Disable Analog → Disable OSC	C7
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 2 → Disable Analog → Disable OSC	CF
												Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 1 → Disable Analog → Disable OSC	F7
												Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 2 → Disable Analog → Disable OSC	FF
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White) / RAM 0x24	After this command, data entrie written into the BW RAM until a command is written. Address p advance accordingly	nother
												For Write pixel: Content of Write RAM(BW) = For Black pixel: Content of Write RAM(BW) =	

٠

Com	man	d Ta	ble									
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly.
												For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCU bus will fetch data from RAM. According to parameter of Register 41h to select reading RAM0x24/ RAM0x26, until another command is written. Address pointers will advance accordingly. The 1 st byte of data read is dummy data.
												The 1 st byte of data read is duffinly data.
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value. The sensed VCOM voltage is stored in register The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail.
												BUSY pad will output high during operation.
_	0	20	0	0	4	0	4	0	0		VOOM Conce Dunction	Otabling time between entering V/OOM
0	0	29	0	0 1	1 0	0	1 A ₃	0 A ₂	0 A1	1 A ₀	VCOM Sense Duration	Stabling time between entering VCOM sensing mode and reading acquired.
												A[3:0] = 9h, duration = 10s. VCOM sense duration = (A[3:0]+1) sec
0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program VCOM register into OTP
												The command required CLKEN=1. Refer to Register 0x22 for detail.
												BUSY pad will output high during operation.
0	0	2B	0	0	1	0	1	0	1	1	Write Register for VCOM	This command is used to reduce glitch
0	1		0	0	0	0	0	1	0	0	Control	when ACVCOM toggle. Two data bytes
0	1		0	1	1	0	0	0	1	1		D04h and D63h should be set for this command.
	I					I					1	1



Com	man	d Ta	hle												
R/W#				D6	D5	D4	D3	D2	D1	D0	Command	Descrip	tion		
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM register	-		er from N	ICU interface
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀			00h [PŎR]		
												A[7:0]	VCOM	A[7:0]	VCOM
												08h	-0.2	44h	-1.7
												0Ch	-0.2	48h	-1.8
												10h	-0.4	4Ch	-1.9
												14h	-0.5	50h	-2
												18h	-0.6	54h	-2.1
												1Ch	-0.7	58h	-2.2
												20h	-0.8	5Ch	-2.3
												24h	-0.9	60h	-2.4
												28h	-1	64h	-2.5
												2Ch	-1.1	68h	-2.6
												30h	-1.2	6Ch	-2.7
												34h	-1.3	70h	-2.8
												38h	-1.4	74h	-2.9
												3Ch	-1.5	78h	-3
												40h	-1.6	Other	NA
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read for	Read R	legister for	Display (Option:
1	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Display Option	A[7:0]	VCOM ОТ	P Selecti	on
1	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀			and 0x37,		
1	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀					
1	1		D7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀			VCOM Re and 0x2C)		
1	1		E7	E ₆	E₅	E ₄	E₃	E ₂	E1	E₀		Comm	ianu 0x20)		
1	1		F ₇	F ₆	F5	F4	Fз	F ₂	F ₁	F₀		C[7:0]~	G[7:0]: Dis	play Mod	le
1	1		G7	G ₆	G ₅	G4	G ₃	G ₂	G ₁	G ₀		(Comm	and 0x37,		
1	1		H ₇	H ₆	H₅	H ₄	H₃	H ₂	H ₁	H₀		[5 bytes	s]		
1	1		I 7	l 6	5	4	l ₃	2	l ₁	lo		H[7:0]~	K[7:0]: Wa	veform V	ersion
1	1		J ₇	J ₆	J ₅	J4	J ₃	J ₂	J ₁	Jo			and 0x37,		
1	1		K ₇	K ₆	K ₅	K ₄	K₃	K ₂	K ₁	K ₀		[4 bytes	s]		
0	0	2E	0	0	1	0	1	1	1	0	User ID Read) Byte User		ed in OTP: Byte A and
1	1		A ₇	A ₆	A ₅	A 4	A ₃	A ₂	A ₁	A ₀			[10 bytes]	IID (R30,	Byte A and
1	1		B7	B ₆	B5	B4	B ₃	B ₂	B ₁	Bo					
1	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀					
1	1		D 7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀					
1	1		E7	E ₆	E ₅	E4	E ₃	E ₂	E1	E ₀					
1	1		F ₇	F ₆	F5	F ₄	F ₃	F ₂	F ₁	F ₀					
1	1		G7	G ₆	G ₅	G4	G ₃	G ₂	G ₁	G ₀]				
1	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	H₀					
1	1		I7	I 6	I 5	I 4	l ₃	1 2	l1	lo	1				
1	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	Jo	1				
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC	status Bit	POR 0x0)1]
1	1		0	0	A ₅	A ₄	0	0	A ₁	A ₀		A[5]: HV	Ready De	tection fla	ag [POR=0]
												0: Ready			
												1: Not R	eady I Detection	flag IPO	R=01
												0: Norma		nay [FO	-0]
												1: VCI lo	wer than th	ne Detect	level
												A[3]: [PC	DR=0]		
												A[2]: Bus 0: Norma	sy flag [PO	K=0]	
												1: BUSY			
													hip ID [PO	R=01]	
												Demark	-	-	
												Remark: A[5] and	A[4] status	are not	valid after
													they need		
												comman	d 0x14 and		
										1	1	respectiv	/elv		



	0 30 0 0 1 1 0 0 0 Program WS OTP Program OTP of Waveform Setting The contents should be written into RAM before sending this command. 1 1 1 1 0 0 1 1 0 0 1 Refer to Register 0x22 for detail. 0 31 0 0 1 1 0 0 1 Load WS OTP Load OTP of Waveform Setting 0 31 0 0 1 1 0 0 1 Load WS OTP Load OTP of Waveform Setting 1 Ar As As As As As As As As As 1 Ar As As <td< th=""></td<>											
0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	The contents should be written into RAM
												Refer to Register 0x22 for detail. BUSY pad will output high during
0	0	31	0	0	1	1	0	0	0	1	Load WS OTP	Load OTP of Waveform Setting
			L	L							I	
0	-	32		-				-	-		Write LUT register	
0							<u> </u>	-			-	
								B ₂		-	-	FR[n] and XON[nXY]
0	-		•		•	•	•	•	•	·	-	
0	0	34	0	0	1	1	0	1	0	0	CRC calculation	CRC calculation command For details, please refer to SSD1680 application note.
												BUSY pad will output high during operation.
0	0	35	0	0	1	1	0	1	0	1	CPC Status Pood	CPC Status Boad
	-	55					-				CRC Status Read	A[15:0] is the CRC read out value
1	1		A7	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h]
												The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during
	Image: Constraint of the command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation. 0 0 31 0 0 1 1 0 0 1 Load WS OTP Load OTP of Waveform Setting Operation. 0 0 32 0 0 1 1 0 0 1 Load WS OTP Load OTP of Waveform Setting The command required CLKEN=1. Refer to Register 0x22 for detail. 0 1 Ar Aa Aa											
0	0	37	0	0	1	1	0	1	1	1		
			· · · · ·		_		-			-	Option	
	<u> </u>											B[7:0] Display Mode for WS[7:0]
												C[7:0] Display Mode for WS[15:8]
0	1		_	F ₆	-							E[7:0] Display Mode for WS[31:24]
												F[3:0 Display Mode for WS[35:32]
0	1		H ₇	H ₆	H ₅	H4 I4	H ₃ I ₃	H ₂ I ₂	H ₁ I ₁	H₀ I₀		1: Display Mode 1 1: Display Mode 2
0	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	Jo		F[6]: PingPong for Display Mode 2 0: RAM Ping-Pong disable [POR] 1: RAM Ping-Pong enable
												G[7:0]~J[7:0] module ID /waveform version.
												Remarks: 1) A[7:0]~J[7:0] can be stored in OTP 2) RAM Ping-Pong function is not support for Display Mode 1

0	0	38	0	0	1	1	1	0	0	0	Write Register for User ID	Write Register for User ID
0	1	00	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		A[7:0]]~J[7:0]: UserID [10 bytes]
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		Remarks: A[7:0]~J[7:0] can be stored in
0	1		C ₇	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀	-	OTP
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	-	
0	1		E ₇	E ₆	E ₅	E4	E ₃	E ₂	E ₁	E₀ F₀	-	
0	1		F ₇ G ₇	F ₆ G ₆	F ₅ G ₅	F ₄ G ₄	F₃ G₃	F ₂ G ₂	F ₁ G ₁	F₀ G₀	-	
0	1		67 H7	H ₆	H ₅	H₄	H ₃	H ₂		H₀	-	
0	1		17	6	15	4	13	12	11	lo	-	
0	1		J ₇	J ₆	J ₅	J4	J ₃	J ₂	J ₁	Jo		
0	0	39	0	0	1	0	1 0	0	0 A1	1 A ₀	OTP program mode	OTP program mode A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage Remark: User is required to EXACTLY follow the reference code sequences
												toilow the reference code sequences
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform Control	Select border waveform for VBD
0	1		A ₇	A ₆	A ₅	A ₄	0	A ₂	A ₁	A ₀	1	A[7:0] = C0h [POR], set VBD as HIZ.
												A [7:6] :Select VBD option A[7:6] Select VBD as
												00 GS Transition,
												Defined in A[2] and
												A[1:0] 01 Fix Level,
												Defined in A[5:4]
												10 VCOM
												11[POR] HiZ
												A [5:4] Fix Level Setting for VBD
												A[5:4] VBD level
												00 VSS
												01 VSH1 10 VSL
												11 VSH2
												A[2] GS Transition control A[2] GS Transition control
												0 Follow LUT
												(Output VCOM @ RED)
												1 Follow LUT
												A [1:0] GS Transition setting for VBD
												A[1:0] VBD Transition
												00 LUT0 01 LUT1
												10 LUT2
												11 LUT3
	~		~	^	4		4	4	4	4		
0	0	3F	0	0	1	1	1	1	1	1	End Option (EOPT)	Option for LUT end A[7:0]= 02h [POR]
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		22h Normal.
												07h Source output level keep
												previous output before power off
0	0	41	0	1	0	0	0	0	0	1	Read RAM Option	Read RAM Option
0	1		0	0	0	0	0	0	0	A ₀		A[0]= 0 [POR]
			-									0 : Read RAM corresponding to RAM0x24
												1 : Read RAM corresponding to RAM0x26
				I	I	1				I		
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address	Specify the start/end positions of the
0	1		0	0	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Start / End position	window address in the X direction by an address unit for RAM
0	1		0	0	B₅	B ₄	B ₃	B ₂	B ₁	B ₀		
												A[5:0]: XSA[5:0], XStart, POR = 00h
												B[5:0]: XEA[5:0], XEnd, POR = 15h

🗗 GooDisplay

0 0 0	0 1 1	45	0 A7 0	1 A ₆ 0	0 A5 0	0 A ₄ 0	0 A ₃ 0	1 A ₂ 0	0 A ₁ 0	1 A ₀ A ₈	Set Ram Y- address Start / End position	window a address u	init for RA	the Y dire M	ction by a	n	
0	1 1		B7 0	B ₆	B₅ 0	B ₄	B₃ 0	B ₂	B ₁	B ₀ B ₈	-	A[8:0]: YS B[8:0]: YE					
0	0 1	46	0 A7	1 A ₆	0 A5	0 A4	0	1 A2	1 A1	0 A ₀	Auto Write RED RAM for Regular Pattern	Auto Write A[7:0] = 0		M for Reg	jular Patte	rn	
												A[7]: The A[6:4]: Ste Step of all to Gate	ep Height,	POR= 00	0	ing	
												A[6:4]	Height	A[6:4]	Height]	
												000	8	100	128		
												001	16	101	256		
												010	32	110	296		
												011	64	111	NA		
												A[2:0]: Ste Step of all to Source	ter RAM ir	NX-directi	on accord	ing	
												A[2:0]	Width	A[2:0]	Width	-	
												000	8	100	128	-	
												001	16	101	176	-	
												010	32	110	NA	-	
												011	64	111	NA]	
												BUSY pactors operation.		ut high du	ring		
0	0	47	0 A7	1 A ₆	0 A5	0 A4	0	1 A2	1 A1	1 A ₀	Auto Write B/W RAM for Regular Pattern	Auto Write A[7:0] = 0 A[7]: The A[6:4]: Ste Step of all to Gate	0h [POR] 1st step v ep Height,	alue, POF POR= 00	R = 0 10		
												A[6:4]	Height	A[6:4]	Height]	
												000	8	100	128	1	
												001	16	101	256	1	
												010	32	110	296	1	
												011	64	111	NA]	
												to Source	ter RAM ir	NX-directi	on accord	ing	
												A[2:0]	Width	A[2:0]	Width	-	
												000	8	100	128	-	
												001	16	101	176	-	
												010	32	110	NA	-	
												011 During op high.	64 eration, B	111 USY pad	NA will output] : 	
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address	Make initi	al settings	for the R	AM X		
0	1		0	0	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	counter	address ir A[5:0]: 00	the addr	ess count	er (AC)		
				-	-				-		La . 						
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y address	Make initi					
0	1		A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	counter	address in			er (AC)		
0	1		0	0	0	0	0	0	0	A ₈		A[8:0]: 00	un [POR].				
0	0	7F	0	1	1	1	1	1	1	1	NOP	This command is an empty command; does not have any effect on the display module. However it can be used to terminate					
												However Frame Me Command	emory Writ				

8. Optical characteristics

8.1 Specification

Measurements are made with that the illumination is under an angle of 45 degree, the detection is perpendicular unless otherwise specified


Symbol	Parameter	Conditions	Min	Тур.	Max	Units	Notes
R	White Reflectivity	White	30	35	-	%	8-1
CR	Contrast Ratio	Indoor	8:1		-		8-2
GN	2Grey Level	-		DS+(WS-DS)*n(m-1)			8-3
T update	Image update time	at 10 °C		7.0	-	sec	
Life		Topr		1000000times or 5years			

Notes: 8-1. Luminance meter: Eye-One Pro Spectrophotometer.

8-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.

8-3 WS: White state, DS: Dark state

9. Typical Application Circuit with SPI Interface





10. Reliability test

NO	Test items	Test condition
1	Low-Temperature Storage	T = -25 °C, 240 h Test in white pattern
2	High-Temperature Storage	T=60° C, RH=35%, 240h Test in white pattern
3	High-Temperature Operation	T=10°C, 240h
4	Low-Temperature Operation	-25°C, 240h
5	High Temperature, High Humidity Storage	T=50° C, RH=90%, 240h Test in white pattern
6	Temperature Cycle	1 cycle: $[-25^{\circ}C 30 \text{min}] \rightarrow [+60^{\circ}C 30 \text{min}] : 50 \text{ cycles}$ Test in white pattern
7	UV exposure Resistance	765W/m ²for 168hrs,40 ℃ Test in white pattern
8	ESD Gun	Air+/-15KV;Contact+/-8KV (Test finished product shell, not display only) Air+/-8KV;Contact+/-6KV (Naked EPD display, no including IC and FPC area) Air+/-4KV;Contact+/-2KV (Naked EPD display, including IC and FPC area)

Note: Put in normal temperature for 1hour after test finished, display performance is ok.

11. Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh blackwhite E-paper Display, three-color (black, white and red/Yellow) E-paper Display and four-color(black, white, red and yellow) Good Display 's E-pa per Display. And it is also added the functions of USB serial port, FLASH c hip, font chip, current detection ect.

Development Kit consists of the development board and the pinboard.


Supported development platforms include STM32, ESP32, ESP8266, Arduino UNO, etc. More details, please click to the following links:

STM32	https://www.good-display.com/product/219.html
ESP32	https://www.good-display.com/product/338.html
ESP8266	https://www.good-display.com/product/220.html
Arduino UNO	https://www.good-display.com/product/222.html



12 . Typical Operating Sequence


12.1 Normal Operation Flow



13. Inspection method and condition


13. 1 Inspection condition

Item	Condition
Illuminance	800~1500 lux
Temperature	22℃±3℃
Humidity	55±10 %RH
Distance	≥30cm
Angle	Vertical fore and aft 45
Inspection method	By eyes



13.2 Zone definition

- A Zone: Active area
- B Zone: Border zone
- C Zone: From B zone edge to panel edge



13. 3 General inspection standards for products

13.3.1 Appearance inspection standard

Inspec	tion item	item Figure		A zone inspection standard	B/C zone		Inspection method	MAJ/ MIN
Spot defects	Spot defects such as dot, foreign matter, air bubble, and dent etc.	Diameter D=(L+W)/2 (L-length, W-width) Measuring method shown in the figure below D=(L+W)/2	The distance between the two spots should not be less than 10mm	$\begin{array}{llllllllllllllllllllllllllllllllllll$	Foreign matter D≤1mm Pass	by	heck y eyes ilm gauge	MIN
Insp	ection item		Figure	A zone inspection standard		B/C cone	Inspection method	MA J/ MI N
Line defects	Line defects s as scratch hair etc.	ludged by dot	h, The distance between the two lines should not be less than 5mm	5mm≤L≤10mm, 0.5mm≤W≤0.8mm N≤2 L≤5mm, W≤0.5mm Igr 4.2"-7.5"Module (Not include 4.2") L>8mm,N=0 W>0.2mm, N= 2mm≤L≤8mm, 0.1mm≤W≤0.2mm L≤2mm, W≤0.1mm Ignore Module below 4.2": L>5mm,N=0 W>0.2mm, N=0	nore :	gnore	Check by eyes Film gauge	MIN

Inspect	Inspection item Figure		Inspection standard	Inspection method	MA J/ MIN
Panel chipping and crack defects	TFT panel chipping	X the length, Y the width, Z the chipping height, T the thickness of the panel	Chipping at the edge: Module over 7.5" (Include 7.5") : $X \le 6mm, Y \le 1mm$ $Z \le T$ N=3 Allowed Module below 7.5"(Not include 7.5"): $X \le 3mm, Y \le 1mm$ $Z \le T$ N=3 Allowed Chipping on the corner: IC sideX \le 2mm Y \le 2mm, Non-IC sideX \le 1mm Y \le 1mm. Allowed Note: Chipping should not damage the edge wiring. If it does not affect the display, allowed	Check by eyes, Film gauge	MIN
	Crack	玻璃裂紋	Crack at any zone of glass, Not allowed	Check by eyes Film gauge	MIN
	Burr edge	+	No exceed the positive and negative deviation of the outline dimensions X+Y≤0.2mm Allowed	Calliper	MIN
	Curl of panel	H Curl height	Curl height H≤Total panel length 1% Allowed	Check by eyes	MIN



Inspec	tion item	Figure	Inspection standard	Inspecti on method	MAJ / MIN
PS defect	Water proof film		 Waterproof film damage, wrinkled, open edge, not allowed Exceeding the edge of module(according to the lamination drawing) Not allowed Edge warped exceeds height of technical file, not allowed 	Check by eyes	MIN
RTV defect	Adhesive effect		Adhesive height exceeds the display surface, not allowed 1. Overflow, exceeds the panel side edge, affecting the size, not allowed 2. No adhesive at panel edge≤1mm, mo exposure of wiring, allowed 3. No adhesive at edge and corner1*1mm, no exposure of wiring, allowed Protection adhesive, coverage width within W≤1.5mm, no break of adhesive, allowed	Check by eyes	MIN
	Adhesive re-fill		Dispensing is uniform, without obvious concave and breaking, bubbling and swell, not higher than the upper surface of the PS, and the diameter of the adhesive re-filling is not more than 8mm, allowed	Check by eyes	MIN
EC defect	Adhesive bubble	TPT边缘 防水胶涂布区 封边胶边缘 防水胶涂布区 。 。 Border外缘(PL边缘)	 Effective edge sealing area of hot melt products ≥1/2 edge sealing area; Bubble a+b≥1/2 effective width, N≤3, spacing≥5mm, allowed No exposure of wiring, allowed 	Check by eyes	MIN

Inspecti	ion item	Figure	Inspection standard	Inspection method	MAJ/ MIN
EC defect	Adhesive effect		 Overflow, exceeds the panel side edge, affecting the size, not allowed No adhesive at panel edge≤1mm, mo exposure of wiring, allowed No adhesive at edge and corner 1*1mm, no exposure of wiring, allowed Adhesive height exceeds the display surface, not allowed 	Visual, caliper	MIN
adhesive	Silver dot adhesive		 Single silver dot dispensing amount ≥1mm, allowed One of the double silver dot dispensing amount is ≥1mm and the other has adhesive (no reference to 1mm) Allowed 	Visual	MIN
defect			Silver dot dispensing residue on the panel ≤ 0.2 mm, allowed	Film gauge	MIN
	FPC wiring		FPC, TCP damage / gold finger peroxidation, adhesive residue, not allowed	Visual	MIJ
FPC defect	FPC golden finger	Printer of	The height of burr edge of TCP punching surface \geq 0.4mm, not allowed	Caliper	MIN
	FPC damage/cr ease		Damage and breaking, not allowed Crease does not affect the electrical performance display, allowed	Check by eyes	MIN




Inspection item		Figure	Inspection standard	Inspection method	MAJ/ MIN
Protective	Protective	Scratch and crease on the surface but no affe	ct to protection function, allowed	Check by eyes	MIN
film defect	film	Adhesive at edge L≤5mm, W≤0.5mm, N=	2, no entering into viewing area	Check by eyes	MIN
Stain defect	Stain	If stain can be normally wiped clean by > 99	% alcohol, allowed	Visual	MIN
Pull tab defect	Pull tab	The position and direction meet the documer film can be pulled off.	Check by eyes/ Manual pulling	MIN	
Shading tape defect	Shading tape	Tilt≤10°, flat without warping, completely co	Check by eyes/ Film gauge	MIN	
Stiffener	Stiffener	Flat without warping, Exceeding the left and Left and right can be less than 0.5mm from F	Check by eyes	MIN	
Label	Label/ Spraying code	The content meets the requirements of the work sheet. The attaching position meets the requirements of the technical documents.		Check by eyes	MIN

🔄 GooDisplay

14. Packaging





Note:28 pcs in a tray, 9 trays in a inner carton, 5 inner cartons in a out carton, so 28x9x5=1260pcs/OutcartonDimension (Small carton): 385*325*87mmDimension (Out carton): 394*344*470mm

15. Handling, Safety and Environmental Requirements

WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care.

Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

	Data sheet status			
Product specification	The data sheet contains final product specifications.			
	Limiting values			
Limiting values given	are in accordance with the Absolute Maximum Rating System			
(IEC 134).				
Stress above one or n	nore of the limiting values may cause permanent damage to			
the device.				
These are stress ratin	gs only and operation of the device at these or any other			
conditions above those given in the Characteristics sections of the specification is				
not implied. Exposure to limiting values for extended periods may affect device				
reliability.				
Application information				

Where application information is given, it is advisory and dose not form part of the specification.

Product Environmental certification

RoHS

16. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL / EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.