

E-paper Display Series



Dalian Good Display Co., Ltd.





Product Specifications



Customer	Standard
Description	2.13" E-PAPER DISPLAY
Model Name	GDEY0213B75
Date	2020/11/05
Revision	1.0

Design Engineering		Ig
Approval	Check	Design
宝武王	い印堂	之 矣 印良

Zhongnan Building, No.18, Zhonghua West ST, Ganjingzi DST, Dalian, CHINA

Tel: +86-411-84619565

Email: info@good-display.com

Website: www.good-display.com



REVISION HISTORY

Rev	Date	Item	Page	Remark
1.0	NOV.05.2020	New Creation	ALL	



CONTENTS

1.	Over View	6
2.	Features	6
3.	Mechanical Specification	6
4.	Mechanical Drawing of EPD Module	
5.	Input/output Pin Assignment	8
6.	Display Module Electrical Characteristics	10
	6.1 Absolute Maximum Rating	10
	6.2 Display DC Characteristics	10
	6.3 AC Characteristics	11
	6.3.1 MCU Interface Selection	11
	6.3.2 MCU Serial Interface (4-wire SPI)	11
	6.3.3 MCU Serial Interface (3-wire SPI)	13
	6.3.4 Interface Timing	14
7.	Command Table	16
8.	Optical Specification	29
9.	Handling, Safety, and Environment Requirements	30
10.	Reliability Test	31

11.	Block Diagram	32
12.	Typical Application Circuit with SPI Interface	33
13.	Matched Development Kit	34
14.	Typical Operating Sequence	
	14.1 Normal Operation Flow	35
15.	Inspection condition	36
	15.1 Environment	36
	15.2 Illuminance	
	15.3 Inspect method	36
	15.4 Display area	36
	15.5 Inspection standard	37
	15.5.1 Electric inspection standard	37
	15.5.2 Appearance inspection standard	38
16.	Packaging	40
17.	Precautions	41

1. Over View


GDEY0213B75 is an Active Matrix Electrophoretic Display (AM EPD), with interface and a reference system design. The display is capable to display images at 1-bit white, black full display capabilities. The 2.13inch active area contains 250×122 pixels. The module is a TFT-array driving electrophoresis display, with integrated circuits including gate driver, source driver, MCU interface, timing controller, oscillator, DC-DC, SRAM, LUT, VCOM. Module can be used in portable electronic devices, such as Electronic Shelf Label (ESL) System.

2. Features

- 250×122 pixels display
- High contrast High reflectance
- Ultra wide viewing angle Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Waveform can stored in On-chip OTP or written by MCU
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I2C signal master interface to read external temperature sensor
- Built-in temperature sensor

3. Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	2.13	Inch	
Display Resolution	122(H)×250(V)	Pixel	DPI:130
Active Area	23.7046×48.55	mm	
Pixel Pitch	0.1943×0.1942	mm	
Pixel Configuration	Square		
Outline Dimension	29.2(H)×59.2 (V) ×1.0(D)	mm	
Module Weight	3.2±0.5	g	



4. Mechanical Drawing of EPD module

5. Input / Output Terminals

No.	Name	I/O	Description	Remark
1	NC		Do not connect with other NC pins	Keep Open
2	GDR	0	N-Channel MOSFET Gate Drive Control	
3	RESE	Ι	Current Sense Input for the Control Loop	
4	NC	NC	Do not connect with other NC pins	Keep Open
5	VSH2	С	Positive Source driving voltage(Red)	
6	TSCL	0	I ² C Interface to digital temperature sensor Clock pin	
7	TSDA	I/O	I ² C Interface to digital temperature sensor Data pin	
8	BS1	Ι	Bus Interface selection pin	Note 5-5
9	BUSY	0	Busy state output pin	Note 5-4
10	RES#	Ι	Reset signal input. Active Low.	Note 5-3
11	D/C#	Ι	Data /Command control pin	Note 5-2
12	CS#	Ι	Chip select input pin	Note 5-1
13	SCL	Ι	Serial Clock pin (SPI)	
14	SDA	I/O	Serial Data pin (SPI)	
15	VDDIO	Р	Power Supply for interface logic pins It should be connected with VCI	
16	VCI	Р	Power Supply for the chip	
17	VSS	Р	Ground	
18	VDD	С	Core logic power pin VDD can be regulated internally from VCI. A capacitor should be connected between VDD and VSS	
19	VPP	Р	FOR TEST	
20	VSH1	С	Positive Source driving voltage	
21	VGH	С	Power Supply pin for Positive Gate driving voltage and VSH1	
22	VSL	С	Negative Source driving voltage	
23	VGL	С	Power Supply pin for Negative Gate driving voltage VCOM and VSL	
24	VCOM	С	VCOM driving voltage	

I = Input Pin, O =Output Pin, I/O = Bi-directional Pin (Input/output), P = Power Pin, C = Capacitor Pin

Note 5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication only when CS# is pulled LOW.

Note 5-2: This pin is (D/C#) Data/Command control pin connecting to the MCU in 4-wire SPI mode. When the pin is pulled HIGH, the data at SDA will be interpreted as data. When the pin is pulled LOW, the data at SDA will be interpreted as command.

Note 5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 5-4: This pin is Busy state output pin. When Busy is High, the operation of chip should not be interrupted, command should not be sent. The chip would put Busy pin High when –Outputting display waveform -Communicating with digital temperature sensor

Note 5-5: Bus interface selection pin

BS1 State	MCU Interface
L	4-lines serial peripheral interface(SPI) - 8 bits SPI
Н	3- lines serial peripheral interface(SPI) - 9 bits SPI

6. Display Module Electrical Characteristics

6.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Logic supply voltage	VCI	-0.5 to +4.0	V
Logic Input voltage	VIN	-0.5 to VCI +0.5	V
Logic Output voltage	VOUT	-0.5 to VCI +0.5	V
Operating Temp range	TOPR	0 to +50	°C
Storage Temp range	TSTG	-25 to+70	° C
Optimal Storage Temp	TSTGo	23±2	°C
Optimal Storage Humidity	HSTGo	55±10	%RH

Note:

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Panel DC Characteristics tables.

6.2 Display DC Characteristics


Applica Units Parameter Symbol Conditions Min. Typ. Max ble pin 0 V Single ground V_{SS} _ -_ V Logic supply voltage V_{CI} VCI 2.2 3.0 3.7 VDD V Core logic voltage V_{DD} 1.7 1.8 1.9 High level input voltage $0.8 V_{CI}$ V VIII _ _ - $0.2 V_{CI}$ Low level input voltage V V_{IL} _ _ V High level output voltage V_{OH} IOH = -100uA0.9 VCI --Low level output voltage VOL IOL = 100uA $0.1 V_{CI}$ V ---Typical power $V_{CI} = 3.0V$ 9 P_{TYP} mW ---Deep sleep mode $V_{CI} = 3.0V$ 0.003 mW **P**_{STPY} _ Typical operating current Iopr V_{CI} $V_{CI} = 3.0V$ 3.0 mА _ _ _ 25 °C 3 Image update time _ _ _ sec DC/DC off No clock Sleep mode current Islp V_{CI} 20 uA _ No input load Ram data retain DC/DC off No clock Deep sleep mode current $Idslp_V_{CI}$ 5 1 uA No input load Ram data not retain

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =23°C



Notes:

1. The typical power is measured with following transition from horizontal 2 scale pattern to vertical 2 scale pattern.



2. The deep sleep power is the consumed power when the panel controller is in deep sleep mode.

3. The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by YES.

6.3 AC Characteristics

6.3.1 MCU Interface Selection

The pin assignment at different interface mode is summarized in Table 6-4-1. Different MCU mode can be set by hardware selection on BS1 pins. The display panel only supports 4-wire SPI or 3-wire SPI interface mode.

Pin Name	Data/Comma	nd Interface	(Control Signa	1
Bus interface	SDA	SCL	CS#	D/C#	RES#
BS1=L 4-wire SPI	SDA	SCL	CS#	D/C#	RES#
BS1=H 3-wire SPI	SDA	SCL	CS#	L	RES#

6.3.2 MCU Serial Interface (4-wire SPI)


The serial interface consists of serial clock SCL, serial data SDA, D/C#, CS#. This interface supports Write mode and Read mode.

Function	CS#	D/C#	SCL
Write command	L	L	1
Write data	L	Н	1

Note: † stands for rising edge of signal

In the write mode SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte . The data byte in the shift register is written to the Graphic Display Data RAM /Data Byte register or command Byte register according to D/C# pin.

Figure 6-1: Write procedure in 4-wire SPI mode



In the Read mode:


1. After driving CS# to low, MCU need to define the register to be read.

2. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, \dots D0 with D/C# keep low.

3. After SCL change to low for the last bit of register, D/C# need to drive to high.

4. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.

5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.




6.3.3 MCU Serial Interface (3-wire SPI)


The 3-wire serial interface consists of serial clock SCL, serial data SDA and CS#. This interface also supports Write mode and Read mode.

The operation is similar to 4-wire serial interface while D/C# pin is not used. There are altogether 9-bits will be shifted into the shift register on every ninth clock in sequence: D/C# bit, D7 to D0 bit. The D/C# bit (first bit of the sequential data) will determine the following data byte in the shift register is written to the Display Data RAM (D/C# bit = 1) or the command register (D/C# bit = 0).

Function	CS#	D/C#	SCL
Write command	L	Tie	1
Write data	L	Tie	1

Note: † stands for rising edge of signal





In the Read mode:

1. After driving CS# to low, MCU need to define the register to be read.

2. D/C=0 is shifted thru SDA with one rising edge of SCL

3. SDA is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, \dots D0.

4. D/C=1 is shifted thru SDA with one rising edge of SCL

5. SDA is shifted out an 8-bit data on every falling edge of SCL in the order of D7, D6, ... D0.

6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.







Figure 6-4: Read procedure in 3-wire SPI mode

6.3.4 Interface Timing

The following specifications apply for: VSS=0V, VCI=3.0V, TOPR =25°C.



Serial Interface Timing Characteristics

(VCI - VSS = 2.2V to 3.7V, TOPR = 25° , CL= 20pF)

Write mode

Symbol	Parameter	Min	Тур	Max	Unit
fscl	SCL frequency (Write Mode)	-		20	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	60		-	ns
t _{CSHLD}	Time CS# has to remain low after the last falling edge of SCLK	65		-	ns
t _{cshigh}	Time CS# has to remain high between two transfers	100	-	1	ns
t _{sclhigh}	Part of the clock period where SCL has to remain high	25	-		ns
tscllow	Part of the clock period where SCL has to remain low	25	-	-	ns
tsisu	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10		151	ns
tsihld	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40	-		ns

Read mode

Symbol	Parameter	Min	Тур	Max	Unit
fscl	SCL frequency (Read Mode)	-	100	2.5	MHz
tcssu	Time CS# has to be low before the first rising edge of SCLK	100	-	-	ns
t _{CSHLD}	Time CS# has to remain low after the last falling edge of SCLK	50	-	-	ns
t _{csнigh}	Time CS# has to remain high between two transfers	250	-	200	ns
t _{SCLHIGH}	Part of the clock period where SCL has to remain high	180		1.2	ns
tscllow	Part of the clock period where SCL has to remain low	180		070	ns
tsosu	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL	-	50	-	ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL	-	0	1.1	ns



7. Command Table

_		d Tal	1			i and	1000	1	1	Í.	T	Team and a second	1000		
	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Descript			
0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate sett			
0	1		A ₇	A ₆	A ₅	A4	A ₃	A ₂	A ₁	A], 296 MU	
0	1		0	0	0	0	0	0	0	A ₈		MUX Gat	e lines se	tting as (A	[8:0] + 1)
0	1		0	0	0	0	0	0 B2	0 B1	A ₈ Bo		B [2:0] = 0 Gate scal B[2]: GD Selects th GD=0 [PC G0 is the output se GD=1, G1 is the output se B[1]: SM Change s SM=0 [PC G0, G1, C interlaced SM=1,	000 [POR nning seq ne 1st out DR], 1st gate o quence is canning o DR], 32, G32]. uence and	direction nnel, gate 2, G3, nnel, gate 33, G2, te driver. nd right ga
0	0	03	0	0	0	0	0	0	1	1	Gate Driving voltage	TB = 1, set Gate	can from (driving vo		
0	1		0	0	0	A ₄	A ₃	A ₂	A ₁	Ao	Control	A[4:0] = 0			
	22.									100000000000000000000000000000000000000				OV to 20V	
												A[4:0]	VGH	A[4:0]	VGH
												00h	20	0Dh	15
												03h	10	0Eh	15.5
												04h	10.5	0Fh	16
												05h	11	10h	16.5
												06h	11.5	11h	17
												07h	12	12h	17.5
												08h	12.5	13h	18
	E											07h	12	14h	18.5
												08h	12.5	15h	19
										1	1	09h	13	4.01	
														16h	19.5
												0Ah	13.5	17h	20
															<u>. </u>

	D/C#		D7	D6	D5	D4	D3	D2	D1	DO	Comm	nand	1	Description
0	0	04	0	0	0	0	0	1	0	0	100000000000000000000000000000000000000	e Driving	voltage	Set Source driving voltage
-	0.00	04		0.00		0.50	-				Contro		voltage	A[7:0] = 41h [POR], VSH1 at 15V
0	1		A7	A ₆	A ₅	A ₄	A ₃	A ₂	A1	A ₀				B [7:0] = A8h [POR], VSH2 at 5V.
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀				C[7:0] = 32h [POR], VSL at -15V
0	1		C7	C ₆	C ₅	C ₄	C ₃	C ₂	C1	Co				Remark: VSH1>=VSH2
AI7]/B[7]	= 1.						A	7]/B[7	7] = 0).			C[7] = 0,
VS	H1/VS		voltag	je se	tting	from	2.4V	VS	SH1/			e setting	from 9V	
	8.8V	1				Lusia			17V	1.10		1 (517.0)		
	/B[7:0] 8Eh	-	1/VSH2 2.4	1 A A A A A A A A A A A A A A A A A A A	8[7:0] AFh	1.11	/VSH2	-	A/B[7:0] 23h	VS	9 9	A/B[7:0] 3Ch	VSH1/VSH2 14	setter ter
-	8Fh		2.5		BOh	7.5	.8	-	24h	-	9.2	3Dh	14.2	0Ah -5 0Ch -5.5
1	90h	1	2.6	В	31h	5	.9		25h		9.4	3Eh	14.4	0Ch -5.5 0Eh -6
_	91h		2.7	-	32h		6		26h		9.6	3Fh	14.6	10h -6.5
	92h		2.8		33h		.1		27h	-	9.8	40h	14.8	12h -7
	93h 94h	1	2.9 3	-	34h 35h		.2	-	28h 29h		10	41h 42h	15 15.2	14h -7.5
_	95h		3.1		86h		.4	-	2Ah		10.2	43h	15.4	16h -8
_	96h		3.2	-	37h		.5		2Bh		10.6	44h	15.6	18h -8.5
	97h	_	3.3	-	38h		.6		2Ch		10.8	45h	15.8	1Ah -9
_	98h	_	3.4 3.5	-	9h		.7	_	2Dh		11	46h 47h	16 16.2	1Ch -9.5
	99h 9Ah	1 1 1 1 1	3.5	10	Bh		.8		2Eh 2Fh	-	11.2	4/h 48h	16.2	1Eh -10
	9Bh		3.7	10 N	Ch		7		30h		11.6	49h	16.6	20h -10.5
3	9Ch	1	3.8		Dh	7	.1		31h		11.8	4Ah	16.8	22h -11
	9Dh	1	3. <mark>9</mark>		Eh		.2		32h		12	4Bh	17	24h -11.5
_	9Eh		4		BFh		.3	-	33h		12.2	Other	NA	26h -12 28h -12.5
	9Fh A0h	12	4.1 4.2		0h 01h		.4	-	34h 35h		12.4			2011 -12.5 2Ah -13
-	A1h		4.3		2h		.6		36h		12.8		1	2Ch -13.5
	A2h		4.4	1.5	C3h	7	.7		37h		13			2Eh -14
	A3h		4.5		24h	1.5	.8		38h		13.2			30h -14.5
	A4h A5h		4.6 4.7		25h 26h		.9 8	_	39h 3Ah	_	13.4 13.6			32h -15
-	Aon A6h	-	4.7		26n 27h		8 .1	\vdash	3An 3Bh		13.6			
_	A7h		4.9	1. A 1.	28h		.2	L		_				36h -16
	A8h		5		9h		.3							38h -16.5
_	A9h		5.1		Ah		.4							3Ah -17
_	AAh ABh	2	5.2 5.3		Bh		.5							Other NA
	ACh	1	5.4	-	Dh		.0							
	ADh		5.5		Eh	100	.8							
	AEh		5.6	O	ther	١	IA							
	2262							110						1
0	0	08	0	0	0	0	1	0	0	0	100000000000	Code Set	tting	Program Initial Code Setting
											OIPF	rogram		The command required OLIZENET
														The command required CLKEN=1.
														Refer to Register 0x22 for detail. BUSY pad will output high during
														operation.
_														
0	0	09	0	0	0	0	1	0	0	1	Write I	Register	for Initial	Write Register for Initial Code Setting
	1		A ₇	A	A ₅	A ₄	A ₃	A ₂	A ₁	A		Setting		Selection
284.00									-					A[7:0] ~ D[7:0]: Reserved
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀	-			Details refer to Application Notes of Ini
0			C7	C ₆	C 5	C ₄	C ₃	C ₂	C ₁	Co				Code Setting
0	1		D	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀				
0			D ₇	-										78
0 0 0	1													
0 0 0	1	0 A	D ₇	0	0	0	1	0	1	0		Register Setting	for Initial	Read Register for Initial Code Setting

2 7 3 7 7 7 F	man D/C#	1000	D7	D6	D5	D4	D3	D2	D1	DO	Command	Description	
0	0	0C	0	0	0	0	1	1	0	0	Booster Soft start		vith Phase 1, Phase 2 and Phase
0	1	00	1	A	A ₅	A ₄	A3	A ₂	A	A	Control		ent and duration setting.
0	1	2	1	B6	B ₅	B ₄	B ₃	B ₂	B1	Bo	- I disco di di	A[7:0] -> Soft star	rt setting for Phase1
0	1		1			C ₄	-	C2	-	-	-	= 8Bh [[POR]
	-	-	419 (1)		C ₅	-	C ₃	-	-	1000	-	= 9Ch [rt setting for Phase2 [POR]
0	1		0	0	D5	D4	D ₃	D2	D1	Do			rt setting for Phase3
												= 96h [l D[7:0] -> Duration	
												= 0Fh [
												Bit Descript A[6:0] / B[6:	ion of each byte: :0] / C[6:0]:
												Bit[6:4]	Driving Strength Selection
												000	1(Weakest)
												001	2
												010	3
												011	4
												100	5
												101	6
												110	7
												111	8(Strongest)
												Bit[3:0]	Min Off Time Setting of GDR [Time unit]
												0000	
												0011	NA
												0100	2.6
												0101	3.2
												0110	3.9
												0111	4.6
										1.1		1000	5.4
												1001	6.3
												1010	7.3
							1					1011	8.4
												1100	9.8
												1101	11.5
									1			1110	13.8
												1111	16.5
												D[5:4]: dur D[3:2]: dur D[1:0]: dur Bit[1:0] 00 01 10	ation setting of phase ration setting of phase 3 ration setting of phase 2 ration setting of phase 1 Duration of Phase [Approximation] 10ms 20ms 30ms
			9		2 9							11	40ms
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep mode	Deep Sleep m	
0	1		0	0	0	0	0	0	A1	Ao			scription
													rmal Mode [POR]
												A CARGARY AND A CARGARY	ter Deep Sleep Mode 1
													ter Deep Sleep Mode 2
												enter Deep Sk keep output hi Remark: To Exit Deep \$	mand initiated, the chip w eep Mode, BUSY pad will igh. Sleep mode, User require ESET to the driver

	man				-							
/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	11	0	0	0	1	0	0 A2	0 A1	1 A0	Data Entry mode setting	Define data entry sequence A[2:0] = 011 [POR]
U	1		0	0	0	0	0	A2	Aı	A0		A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter car be made independently in each upper and lower bit of the address. 00 –Y decrement, X decrement, 01 –Y decrement, X decrement, 10 –Y increment, X decrement, 11 –Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection A[7:0] = 00h [POR] The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	1		0	A ₆	A5	A ₄	0	A ₂	A ₁	Ao		A[6:4]=n for cool down duration: 10ms x (n+1) A[2:0]=m for number of Cool Down Loop to detect. The max HV ready duration is 10ms x (n+1) x (m) HV ready detection will be trigger after each cool down time. The detection will be completed when HV is ready. For 1 shot HV ready detection, A[7:0] can be set as 00h.

		d Ta	100100									
R/W#	D/C#		D7	D6	D5	D4	D3	D2	D1	DO	Command	Description
0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection
0	1		0	0	0	0	0	A ₂	A ₁	Ao		A[2:0] = 100 [POR] , Detect level at 2.3V A[2:0] : VCI level Detect
												A[2:0] VCI level
												011 2.2V
												100 2.3V
												101 2.4V
												110 2.5V
												111 2.6V
												Other NA
0 0	0 1 0 1	18	0 A7 0 A7	0 A6 0 A6	0 A5 0 A5	1 A4 1 A4	1 A3 1 A3	0 A2 0 A2	0 A1 1 A1	0 Ao Ao	Temperature Sensor Control Temperature Sensor Control (Write to temperature register)	The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. After this command initiated, VCI detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F). Temperature Sensor Selection A[7:0] = 48h [POR], external temperatrure sensor A[7:0] = 80h Internal temperature sensor A[7:0] = 7Fh [POR]
0	0	1B	0	0	0		1	0	1	1	Temperature Sensor	Read from temperature register.
1	1	D	-	A	A5	A4	A3	A ₂	A1	A	Control (Read from	itteau nom temperature register.
-	-		A7	A6	As	P (4	A3	A2	A1	A	temperature register)	
0	0	1C	0	0	0	1	1	1	0	0	Temperature Sensor	Write Command to External temperature
0	1	10	A ₇	A	A ₅	A ₄	A ₃	A ₂	A ₁	A	Control (Write Command	sensor.
1000		_							-	18	to External temperature	A[7:0] = 00h [POR],
0	1		B7	Be	B ₅	B4	B ₃	B ₂	B1	Bo	sensor)	B[7:0] = 00h [POR],
0	1		C7	C ₆	C 5	C ₄	C ₃	C ₂	C ₁	Co		C[7:0] = 00h [POR],
												A[7:6] A[7:6] Select no of byte to be sent 00 Address + pointer 01 Address + pointer + 1st parameter 10 Address + pointer + 1st parameter + 2nd pointer 11 Address A[5:0] – Pointer Setting B[7:0] – 1 st parameter C[7:0] – 2 nd parameter The command required CLKEN=1. Refer to Register 0x22 for detail. After this command initiated, Write Command to external temperature sensor starts. BUSY pad will output high during operation.
0	0	1F	0	0	0	1	1	1	1	1	IC revision Read	Read IC revision [POR 0x0D]
1	1		A ₇	A	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Description
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence The Display Update Sequence Option is located at R22h. BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel images.
0	0	21	0	0	1	0	0	0	0	1	Display Update Control	RAM content option for Display Update A[7:0] = 00h [POR]
0	1		A7	A ₆	A ₅	A4	Аз	A ₂	Aı	Ao	1	B[7:0] = 00h [POR]
0	1		B7	0	0	0	0	0	0	0		A[7:4] Red RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content A[3:0] BW RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content B[7] Source Output Mode 0 0 Available Source from S0 to S175 1 Available Source from S8 to S167
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White) / RAM 0x24	After this command, data entries will be written into the BW RAM until another command is written. Address pointers wi advance accordingly For Write pixel: Content of Write RAM(BW) = 1 For Black pixel: Content of Write RAM(BW) = 0

Com R/W#	D/C#		D7	D6	D5	D4	D3	D2	D1	DO	Command	Description	
0	0	22	0	0	1	0	0	0	1	0	Display Update	Display Update Sequence Option:	
0	1	LL	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	Ao	Control 2	Enable the stage for Master Activation A[7:0]= FFh (POR)	n
												Operating sequence	meter Hex)
												Enable clock signal 8	30
												Disable clock signal 0)1
												Enable clock signal	0
												Enable Analog	
												Disable Analog → Disable clock signal)3
												Enable clock signal	91
												Enable clock signal	99
												Enable clock signal → Load temperature value → Load LUT with DISPLAY Mode 1 → Disable clock signal	81
											C	Enable clock signal	39
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 1 C → Disable Analog → Disable OSC	27
												Enable clock signal → Enable Analog → Display with DISPLAY Mode 2 C → Disable Analog →Disable OSC	F
												Enable clock signal → Enable Analog → Load temperature value → DISPLAY with DISPLAY Mode 1 → Disable Analog → Disable OSC	7
												Enable clock signal →Enable Analog	F
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26	After this command, data entries will written into the RED RAM until anoth command is written. Address pointer advance accordingly.	ner
												For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0	
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCU bus will fetch data from RAM. According to parameter of Register 4 to select reading RAM0x24/ RAM0x2 until another command is written. Address pointers will advance accordingly.	11h

	man D/C#			D6	D5	D4	D3	D2	D1	DO	Command	Descrip	tion		
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VC for durat VCOM v The sense register The com ANALOC Refer to	COM sensir ion defined value. sed VCOM mmand requ GEN=1 Register 0 ad will outp	in 29h b voltage ired CLk x22 for d	KEN=1 and etail.
0	0	29	0	0	1	0	1	0	0	1	VCOM Sense Duration	Stabling	time betwe	on ontor	
0	1	29	0	1	0	0	A ₃	A ₂	A ₁	A	VCOW Sense Duration		mode and r		
U			0		U	0	~	~~				A[3:0] =	9h, duratio	n = 10s.	3:0]+1) sec
0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program	VCOM reg	ister into	OTP
												Refer to	nmand requ Register 0) ad will outp n.	c22 for d	etail.
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM register	Write VC	COM registe	er from N	ICU interface
0	1		A7	AG	A ₅	A4	Аз	A2	A1	Ao		A[7:0] =	00h [POR]		
												A[7:0]	VCOM	A[7:0]	VCOM
												08h	-0.2	44h	-1.7
												0Ch	-0.3	48h	-1.8
					1							10h	-0.4	4Ch	-1.9
												14h	-0.5	50h	-2
												18h	-0.6	54h	-2.1
												1Ch	-0.7	58h	-2.2
												20h	-0.8	5Ch	-2.3
												24h	-0.9	60h	-2.4
												28h	-1	64h	-2.5
												2Ch	-1.1	68h	-2.6
												30h	-1.2	6Ch	-2.7
												34h	-1.3	70h	-2.8
												38h	-1.4	74h	-2.9
												3Ch	-1.5	78h	-3
												40h	-1.6	Other	NA

	D/C#	d Ta		DC	DE	De		DO	De		Command	Description
			D7	D6	D5	D4	D3	D2	D1	DO		Description
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read for Display Option	Read Register for Display Option:
1	1		A7	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	Display Option	A[7:0]: VCOM OTP Selection
1	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		(Command 0x37, Byte A)
1	1		C7	C ₆	C ₅	C ₄	C ₃	C ₂	C ₁	C ₀		
1	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		B[7:0]: VCOM Register (Command 0x2C)
1	1		E7	E ₆	E ₅	E4	E ₃	E ₂	E1	E ₀		(command ox20)
1	1	_	F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	Fo		C[7:0]~G[7:0]: Display Mode
1	1		G ₇	G ₆	G ₅	G4	G ₃	G ₂	G ₁	G ₀		(Command 0x37, Byte B to Byte F) [5 bytes]
1	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	Ho		[o bytes]
1	1	_	17	I 6	1 5	14	13	1 2	11	lo		H[7:0]~K[7:0]: Waveform Version
1	1		J ₇	J ₆	J ₅	J ₄	J ₃	J ₂	J ₁	Jo		(Command 0x37, Byte G to Byte J)
1	1		K ₇	K ₆	K ₅	K ₄	K ₃	K ₂	K ₁	K ₀		[4 bytes]
0	0	2E	0	0	1	0	1	1	1	0	User ID Read	Read 10 Pute Llear ID stared in OTD:
1	1	ZE	A7	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A	User ID Read	Read 10 Byte User ID stored in OTP: A[7:0]]~J[7:0]: UserID (R38, Byte A and
												Byte J) [10 bytes]
1	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo		
1	1		C7	C ₆	C ₅	C4	C ₃	C ₂	C ₁			
		_	D7	D ₆	D ₅	D4	D ₃	D ₂	D ₁	-		
1	1		E7	E ₆	E ₅	E4	E ₃	E ₂	E1	E ₀		
1	1	-	F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀		
1	1	_	G7	G ₆	G ₅	G4	G ₃	G ₂	G ₁	G ₀		
1	1	-	H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	Ho		
1	1		17	6	15	 4	13	2	11	lo		
1	1		J ₇	J ₆	J 5	J4	J ₃	J ₂	J ₁	Jo		
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x01]
1	1		0	0	A5	A4	0	0	A1	Ao		A[5]: HV Ready Detection flag [POR=0] 0: Ready
												1: Not Ready
												A[4]: VCI Detection flag [POR=0]
												0: Normal 1: VCI lower than the Detect level
									1			A[3]: [POR=0]
												A[2]: Busy flag [POR=0]
												0: Normal
												1: BUSY
												A[1:0]: Chip ID [POR=01]
												Remark:
												A[5] and A[4] status are not valid after
												RESET, they need to be initiated by
												command 0x14 and command 0x15 respectively.
_											l	
0	0	30	0	0	1	1	0	0	0	0	Program WS OTP	Program OTP of Waveform Setting
-	v		-		'	'				5		The contents should be written into RAM
												before sending this command.
												The command required OL KEN-1
												The command required CLKEN=1. Refer to Register 0x22 for detail.
												BUSY pad will output high during
		1		1	1	1	1		1	1	1	operation.

	man		here and		_							
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Description
0	0	31	0	0	1	1	0	0	0	1	Load WS OTP	Load OTP of Waveform Setting The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during
	-											operation.
0	0	32	0	0	1	1	0	0	1	0	Write LUT register	Write LUT register from MCU interface
0	1		A7	A6	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		[227 bytes], which contains the content o VS[nX-LUTm], TP[nX], RP[n], SR[nXY],
0	1		B7	B ₆	B ₅	B ₄	Вз	B ₂	B1	Bo		FR and XON[nXY]
0	1		:	:	:	:	:	:	:	:		Refer to Session 6.7 WAVEFORM
0	1					•			· •]			SETTING
0	0	34	0	0	1	1	0	1	0	0	CRC calculation	CRC calculation command For details, please refer to SSD1680A application note.
							t - 15					BUSY pad will output high during operation.
0	0	35	0	0	1	1	0	1	0	1	CRC Status Read	CRC Status Read
1	1		A15	A14	A13	A12	A11	A10	A9	A ₈		A[15:0] is the CRC read out value
1	1		A ₇	A6	A ₅	A ₄	A ₃	A ₂	A ₁	Ao		ne de l'acade dense sendigadades per contra de la seconda de la contra de la contra de la Contra de Contra de s
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h]
												The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	37	0	0	1	1	0	1	1	1	Write Register for Display	Write Register for Display Option
0	1		A ₇	0	0	0	0	0	0	0	Option	A[7] Spare VCOM OTP selection
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo		0: Default [POR] 1: Spare
0	1		C7	C ₆	C5	C4	C ₃	C ₂	C1	Co		1. Spare
0	1		D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		B[7:0] Display Mode for WS[7:0]
0	1		E7	E ₆	E ₅	E ₄	E ₃	E ₂	E ₁	E ₀	1	C[7:0] Display Mode for WS[15:8] D[7:0] Display Mode for WS[23:16]
0	1		0	F6	0	0	F3	F2	F1	Fo		0: Display Mode 1
0	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀		1: Display Mode 2
0	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	Ho	_	F[6]: Ping-Pong for Display Mode 2
0	1		17	6	15	I 4	13	12	11	lo		0: RAM Ping-Pong disable [POR]
0	1		J ₇	J ₆	J ₅	J4	J ₃	J ₂	J1	Jo		1: RAM Ping-Pong enable G[7:0]~J[7:0] module ID /waveform
												version.
												Remarks: 1) A[7:0]~J[7:0] can be stored in OTP 2) RAM Ping-Pong function is not suppor for Display Mode 1

./w#	D/C#		ble D7	D6	D5	D4	D3	D2	D1	DO	Command	Description	
0	0	38	0	0	1	1	1	0	0	0	Write Register for User ID		er for User ID
0	1	50	A ₇	A6	A ₅	A ₄	A ₃	A ₂	A ₁	Ao	While Register for User ID		0]: UserID [10 bytes]
0	1	_	B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	Bo			
0	1		C ₇		C ₅	C ₄	C ₃	C2			-		7:0]~J[7:0] can be stored in
	1										-	OTP	
0			D7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀			
0	1		E7	E ₆	E ₅	E ₄	E ₃	E ₂	E1	E ₀	-		
0	1		F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	Fo			
0	1		G ₇	G ₆	G ₅	G ₄	G ₃	G ₂	G ₁	G ₀			
0	1		H ₇	H ₆	H ₅	H ₄	H ₃	H ₂	H ₁	Ho			
0	1		I 7	6	15	14	I 3	l 2	l ₁	lo			
0	1		J ₇	J ₆	J ₅	J4	J ₃	J ₂	J ₁	Jo			
0	0	39	0	0	1	1	1	0	0	1	OTP program mode	OTP program	n mode
0	1		0	0	0	0	0	0	A ₁	Ao		A[1:0] = 11: I programming	
													uired to EXACTLY follow th de sequences
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform Control	Soloct hords	
0	1	30	A7	A ₆	A ₅	A ₄	0	0	A1	Ao	Border waveloini Control	A[7:0] = C0h	[POR], set VBD as HIZ. ect VBD option
												A[7:6]	Select VBD as
												00	GS Transition,
													Defined in A[2] and A[1:0
												01	Fix Level,
												10	Defined in A[5:4] VCOM
												11[POR]	HiZ
													1.116
												A [5:4] Fix Le	evel Setting for VBD
												A[5:4]	VBD level
												00	VSS
												01	VSH1
												10	VSL
												11	VSH2
												A [1:0] GS T VBD Level S 00b: VCOM 10b: VSL; 11	; 01b: VSH1;
												A[1:0]	VBD Transition
												00	LUT0
												01	LUT1
												10	LUT2
												11	LUT3
	0	0.5	0	0	_							0-1	IT and
0	0	3F	0	0	1	1	1	1	1	1	End Option (EOPT)	Option for LL	JT end hould be set for this
0	1		A7	A ₆	A ₅	A4	A ₃	A ₂	A1	Ao			programmed into Wavefor
												22h Norn	nal.
													ce output level keep
- 1													ious output before power of

/w#	D/C#	d Ta Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Descripti	on				
0	0	41	0	1	0	0	0	0	0	1	Read RAM Option	Read RAM Option					
0	1		0	0	0	0	0	0	0	Ao		A[0]= 0 [POR] 0 : Read RAM corresponding to RAM0x24 1 : Read RAM corresponding to RAM0x26					
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address	Specify th	e start/en	nosition	s of the		
0	1	44	0	0	A ₅	A ₄	A ₃	A ₂	A	A	Start / End position		ddress in t				
0	1		0	0	B ₅	B ₄	B ₃	B ₂	B1	Bo		address u	nit for RA	M			
			1999.61										6A[5:0], X8 EA[5:0], XE				
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y- address	Specify th	e start/en	d position:	s of the		
0	1		A ₇	A6	A ₅	A ₄	A ₃	A ₂	A ₁	Ao	Start / End position	window address in the Y direction by an					
0	1		0	0	0	0	0	0	0	A8		address unit for RA		TOF RAM			
0	1		B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀		A[8:0]: YS	A[8:0], YS	Start, POF	R = 000h		
0	1		0	0	0	0	0	0	0	B ₈		B[8:0]: YEA[8:0], YEnd, POR = 127h					
0	0	46	0	1	0	0	0	1		0	Auto Write RED RAM for	Auto Write	RED RA	M for Reg	ular Patte		
				1908.210			CN720					A[7]: The A[6:4]: Ste Step of al according	ep Height, ter RAM in	POR= 00	0		
												A[6:4]	Height	A[6:4]	Height		
												000	8	100	128		
												001	16	101	256		
												010	32	110	296		
												011	64	111	NA		
												A[2:0]: Ste Step of all according	ter RAM in	X-directi			
												A[2:0]	Width	A[2:0]	Width		
												000	8	100	128		
												001	16	101	176		
	7											010	32	110	NA		
												011	64	111	NA		
												BUSY pa	d will output	ut high du	ring		

.....

-

W #	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descript	ion				
0	0	47	0	1	0	0	0	1	1	1	Auto Write B/W RAM for			I for Reg	ular Patter		
0	1		A7	A۵	As	A₄	0	A ₂	Aı	A ₀	Regular Pattern	A[7:0] = 0					
												A[7]: The	(7]: The 1st step value, POR = 0				
														t, POR= 000			
													ter RAM in	Y-direction	on		
												according					
												A[6:4]	Height	A[6:4]	Height		
												000	8	100	128		
												001	16	101	256		
												010	32 64	110	296 NA		
														111			
												Step of all	ep Width, I ter RAM in	X-direction			
												A[2:0]	to Source Width	A[2:0]	Width		
												000	8	100	128		
												000	16	100	120		
												010	32	110	NA		
												010	64	111	NA		
												1 ,	eration, Bl	-			
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X address	Make initial settings for the RAM X					
0	1		0	0	A5	A4	A ₃	A ₂	Aı	Ao	counter	A[5:0]: 00	h the addre	ess counte	er (AC)		
0	0	4F	0	1	0	0		м		4	Set RAM Y address	Maka initi	al settings	for the D			
0	0	46	0 A7	A6	A5	A4	1 A3	1 A2	1 A1	1 A 0	counter	address ir	the addre				
0	1	-	0	0	0	0	0	0	0	As		A[8:0]: 00					
·	10		-		-	,			-		1						
0	0	7F	0	1	1	1	1	1	1	1	NOP	does not l module.	mand is an nave any e	effect on th	ne display		
												However it can be used to terminate Frame Memory Write or Read Commands.					

8. Optical characteristics

8.1 Specification

Measurements are made with that the illumination is under an angle of 45 degree, the detection is perpendicular unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур.	Max	Units	Notes
R	White Reflectivity	White	30	35	-	%	8-1
CR	Contrast Ratio	Indoor	8:1		-		8-2
GN	2Grey Level	-		DS+(WS-DS)*n(m-1)			8-3
T update	Image update time	at 25 °C		3	-	sec	
Life		Topr		1000000times or 5years			

Notes:

8-1. Luminance meter: Eye-One Pro Spectrophotometer.

8-2. CR=Surface Reflectance with all white pixel/Surface Reflectance with all black pixels.

8-3 WS: White state, DS: Dark state

9. Handling, Safety and Environmental Requirement

Warning

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

Caution

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components. Disassembling the display module.

Disassembling the display module can cause permanent damage and invalidates the warranty agreements.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Data sheet status							
Product specification	This data sheet contains final product specifications.						
	Limiting values						
System (IEC 134).Stress above permanent damage to the deve the device at these or at any o	ccordance with the Absolute Maximum Rating ye one or more of the limiting values may cause vice. These are stress ratings only and operation of other conditions above those given in the specification is not implied. Exposure to limiting may affect device reliability.						
	Application information						

Where application information is given, it is advisory and does not form part of the specification.


10. Reliability test

NO	Test items	Test condition
1	Low-Temperature Storage	T = -25°C, 240 h Test in white pattern
2	High-Temperature Storage	T=70° C, RH=40%, 240h Test in white pattern
3	High-Temperature Operation	T=50°C, RH=35%, 240h
4	Low-Temperature Operation	0° C, 240h
5	High-Temperature, High-Humidity Operation	T=40°C, RH=80%, 240h
6	High Temperature, High Humidity Storage	T=50° C, RH=80%, 240h Test in white pattern
7	Temperature Cycle	1 cycle: $[-25^{\circ} \text{ C } 30\text{min}] \rightarrow [+70^{\circ} \text{ C } 30\text{ min}]$: 50 cycles Test in white pattern
8	UV exposure Resistance	765W/m ² for 168hrs,40 °C Test in white pattern
9	ESD Gun	Air+/-15KV;Contact+/-8KV (Test finished product shell, not display only) Air+/-8KV;Contact+/-6KV (Naked EPD display, no including IC and FPC area) Air+/-4KV;Contact+/-2KV (Naked EPD display, including IC and FPC area)


Note: Put in normal temperature for 1hour after test finished, display performance is ok.



11. Block Diagram







13. Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh black-white Epaper Display and three-color (black, white and red/Yellow) Good Display 's Epaper Display. And it is also added the functions of USB serial port, Raspberry Pi and LED indicator light ect.


DESPI Development Kit consists of the development board and the pinboard.

More details about the Development Kit, please click to the following link:

https://www.good-display.com/product/53/

14. Typical Operating Sequence

14.1 Normal Operation Flow



15. Inspection condition

15.1 Environment


Temperature: 25±3℃

Humidity: 55±10%RH


15.2 Illuminance

 $Brightness: 1200 \sim 1500 LUX; distance: \ 30 CM; Angle: Relate \ 45^{\circ} surround.$

15.3 Inspect method



15.4 Display area





15.5 Inspection standard

15.5.1 Electric inspection standard


NO.	Item	Standard	Defect level	Method	Scope	
1	Display	Display complete Display uniform	MA			
2	Black/White spots	$D \le 0.25 \text{mm}$, Allowed $0.25 \text{mm} < D \le 0.4 \text{mm} \cdot N \le 3$, and $D = 0.4 \text{mm} \cdot N \le 3$, and 0.4 mm < D Not Allow	MI	Visual inspection		
3	Black/White spots (No switch)	L \leq 0.6mm, W \leq 0.2mm, N \leq 1 L \leq 2.0mm,W $>$ 0.2mm, Not Allow L $>$ 0.6mm, Not Allow		Visual/ Inspection card	Zone A	
4	Ghost image	Allowed in switching process	MI	Visual inspection		
5	Flash spots/ Larger FPL size	Flash spots in switching, Allowed FPL size larger than viewing area, Allowed	MI	Visual/ Inspection card	Zone A Zone B	
6	Display wrong/Missing	All appointed displays are showed correct	MA	Visual inspection	Zone A	
7	Short circuit/ Circuit break/ Display abnormal	Not Allow				

15.5.2 Appearance inspection standard

NO.	Item	Standard	Defect level	Method	Scope
1	B/W spots /Bubble/ Foreign bodies/ Dents	$L \rightarrow U \rightarrow $	MI	Visual inspection	Zone A
2	Glass crack	Not Allow	MA	Visual	Zone A Zone B
3	Dirty	Allowed if can be removed	MI	/ Microscope	Zone A Zone B
4	Chips/Scratch/ Edge crown	x X ≤ 3 mm, Y ≤ 0.5 mm And without affecting the electrode is permissible x 2mm $\leq X$ or 2mm $\leq Y$ Not Allow \downarrow With \downarrow Length W ≤ 0.1 mm, L ≤ 5 mm, No harm to the electrodes and N ≤ 2 allow	MI	Visual / Microscope	Zone A Zone B

				-	
5	TFT Cracks	Not Allow	МА	Visual / Microscope	Zone A Zone B
6	Dirty/ foreign body	Allowed if can be removed/ allow	MI	Visual / Microscope	Zone A / Zone B
7	FPC broken/ Goldfingers xidation/ scratch	Not Allow	МА	Visual / Microscope	Zone B
8	TFT edge bulge /TFT chromatic aberration	TFT edge bulge: $X \leq 3mm$, $Y \leq 0.3mm$ Allowed TFT chromatic aberration :Allowed	MI	Visual / Microscope	Zone A Zone B
9	PCB damaged/ Poor welding/ Curl	PCB (Circuit area) damaged Not Allow PCB Poor welding Not Allow PCB Curl≤1%			
10	Edge glue height/ Edge glue bubble	Edge Adhesives H \leq PS surface (Including protect film) Edge adhesives seep in \leq 1/2 Margin width Length excluding Edge adhesives bubble: bubble Width \leq 1/2 Margin width; Length \leq 0.5mm $_{\circ}$ n \leq 5	MI	Visual / Ruler	Zone B
11	Protect film	Surface scratch but not effect protect function, Allowed		Visual Inspection	
12	Silicon glue	Thickness \leq PS surface(With protect film): Full cover the IC; Shape: The width on the FPC \leq 0.5mm (Front) The width on the FPC \leq 1.0mm (Back) smooth surface, No obvious raised.	MI	Visual Inspection	
13	Warp degree (TFT substrate)	FPL TFT t≤2.0mm	MI	Ruler	
14	Color difference in COM area (Silver point area)	Allowed		Visual Inspection	

16. Packaging



17. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL /EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.
- (7) For more precautions, please click on the link: https://www.good-display.com/news/80.html