

E-paper Display Series



GDEH116Z91

Dalian Good Display Co., Ltd.



Product Specifications





Customer	Standard
Description	11.6" E-PAPER DISPLAY
Model Name	GDEH116Z91
Date	2021/01/19
Revision	1.2

Design Engineering							
Approval	Approval Check Design						
宝刘印玉	心李	之矣 印良					

Zhongnan Building, No.18, Zhonghua West ST, Ganjingzi DST, Dalian, CHINA

Tel: +86-411-84619565

Email: info@good-display.com

Website: www.good-display.com



Table of Contents

1.	General Description	5
	1.1 Overview	5
	1.2 Feature	5
	1.3 Mechanical Specification	6
	1.4 Mechanical Drawing of EPD module	7
	1.5 Input/Output Terminals	8
	1.6 Reference Circuit	10
	1.7 Matched Development Kit	11
2.	Environmental	12
	2.1 Handling, Safety and Environmental Requirements	12
	2.2 Reliability test	14
3.	Electrical Characteristics	
	3.1 Absolute maximum rating	15
	3.2 DC Characteristics	15
	3.3 Serial Peripheral Interface Timing	16
	3.4 Power Consumption	
	3.5 MCU Interface	17
4.	Typical Operating Sequence	21
	4.1 Normal Operation Flow	21
5.	Command Table	22
6.	Optical characteristics	34
	6.1 Specifications	34
	6.2 Definition of contrast ratio	35
	6.3 Reflection Ratio	35
7.	Point and line standard	36
8.	Packing	38
9.	Precautions	39

Version	Content	Date	Producer
1.0	New release	2018/05/02	1
1.1	Updating	2020/11/03	
1.2	Updating	2021/01/19	



1. General Description

1.1 Overview

GDEH116Z91 is an Active Matrix Electrophoretic Display (AMEPD), with interface and a reference system design. The 11.6" active area contains 640×960 pixels, and has 1-bit B/W/R full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC. SRAM.LUT, VCOM and border are supplied with each panel.

1.2 Features

- 640×960 pixels display
- High contrast
- High reflectance
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape, portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Low voltage detect for supply voltage
- High voltage ready detect for driving voltage
- Internal temperature sensor
- 10-byte OTP space for module identification
- Waveform stored in On-chip OTP
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I2C signal master interface to read external temperature sensor/built-in temperature sensor




1.3 Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	11.6	Inch	
Display Resolution	960(H)×640(V)	Pixel	Dpi:100
Active Area	244.512(H)×163.008(V)	mm	
Pixel Pitch	0.2547×0.2547	mm	
Pixel Configuration	Rectangle		
Outline Dimension	254.31(H)×176.35(V) ×0.85(D)	mm	
Weight	73.0±0.2	g	



1.4 Mechanical Drawing of EPD module





1.5 Input/Output Terminals

Pin #	Single	Description	Remark
1	NC	No connection and do not connect with other NC pins	Keep Open
2	GDR	N-Channel MOSFET Gate Drive Control	
3	RESE	Current Sense Input for the Control Loop	
4	NC	No connection and do not connect with other NC pins e	Keep Open
5	VSH2	Positive Source driving voltage	
6	TSCL	I2C Interface to digital temperature sensor Clock pin	
7	TSDA	I2C Interface to digital temperature sensor Date pin	
8	BS1	Bus selection pin	Note 1.5-5
9	BUSY	Busy state output pin	Note 1.5-4
10	RES#	Reset	Note 1.5-3
11	D/C #	Data /Command control pin	Note 1.5-2
12	CS#	Chip Select input pin	Note 1.5-1
13	SCL	serial clock pin (SPI)	
14	SDA	serial data pin (SPI)	
15	VDDIO	Power for interface logic pins	
16	VCI	Power Supply pin for the chip	
17	VSS	Ground	
18	VDD	Core logic power pin	
19	VPP	Power Supply for OTP Programming	
20	VSH1	Positive Source driving voltage	
21	VGH	Power Supply pin for Positive Gate driving voltage and VSH	
22	VSL	Negative Source driving voltage	
23	VGL	Power Supply pin for Negative Gate driving voltage, VCOM and VSL	
24	VCOM	VCOM driving voltage	

Note 1.5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication: only when CS# is pulled LOW.

Note 1.5-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data will be interpreted as data. When the pin is pulled LOW, the data will be interpreted as command.

Note 1.5-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 1.5-4: This pin (BUSY) is Busy state output pin. When Busy is High the operation of chip should not be


interrupted and any commands should not be issued to the module. The driver IC will put Busy pin High when the driver IC is working such as:

- Outputting display waveform; or
- Communicating with digital temperature sensor

Note 1.5-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected.



1.6 Reference Circuit





1.7 Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh black-white E-paper Display and three-color (black, white and red/Yellow) Good Display 's E-paper Display. And it is also added the functions of USB serial port, Raspberry Pi and LED indicator light ect.

DESPI Development Kit consists of the development board and the pinboard.

More details about the Development Kit, please click to the following link:

https://www.good-display.com/product/53/



2. Environmental

2.1 HANDLING, SAFETY AND ENVIROMENTAL REQUIREMENTS

WARNING

The display module should be kept flat or fixed to a rigid, curved support with limited bending along the long axis. It should not be used for continual flexing and bending. Handle with care. Should the display break do not touch any material that leaks out. In case of contact with the leaked material then wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Mounting Precautions

- (1) It's recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module.
- (2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.
- (3) You should adopt radiation structure to satisfy the temperature specification.
- (4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter causes circuit break by electro-chemical reaction.
- (5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)
- (6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.
- (7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.



	Data sheet status
Product specification	The data sheet contains final product specifications.

Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and dose not form part of the specification.

Product Environmental certification				
ROHS				
	REMARK			

All The specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any Post-assembled operation.



&"&' FY`]UV]`]hmihYgh

	TEST	CONDITION	METHOD	REMARK
1	High-Temperature Operation	T=40℃, RH=35%RH, For 240Hr	IEC 60 068-2-2Bb	1
2	Low-Temperature Operation	T = 0°C for 240 hrs	IEC 60 068-2-2Ab	
3	High-Temperature Storage	T=60°C RH=35%RH For 240Hr Test in white pattern	IEC 60 068-2-2Bb	
4	Low-Temperature Storage	T = -25 °C for 240 hrs Test in white pattern	IEC 60 068-2-2Ab	
5	High Temperature, High- Humidity Operation	T=40℃, RH=80%RH, For 168Hr	IEC 60 068-2-3CA	
6	High Temperature, High- Humidity Storage	T=50℃, RH=80%RH, For 240Hr Test in white pattern	IEC 60 068-2-3CA	
7	Temperature Cycle	-25°C(30min)~60°C(30min), 50 Cycle Test in white pattern	IEC 60 068-2-14NB	
8	Package Vibration	1.04G,Frequency: 10~500Hz Direction: X,Y,Z Duration:1hours in each direction	Full packed for shipment	
9	Package Drop Impact	Drop from height of 122 cm on Concrete surface Drop sequence:1 corner, 3edges, 6face One drop for each.	Full packed for shipment	
10	UV exposure Resistance	765 W/m² for 168hrs,40°C	IEC 60068-2-5 Sa	
11	Electrostatic discharge	Machine model: +/-250V,0Ω,200pF	IEC61000-4-2	

Actual EMC level to be measured on customer application.

Note1: Stay white pattern for storage and non-operation test.

Note2: Operation is black/white/red pattern , hold time is 150S.

Note3: The function,appearence,opticals should meet the requirements of the test

before and after the test.

Note4: Keep testing after 2 hours placing at 20° -25°.



3. ELECTRICAL CHARACTERISTICS

3.1 ABSOLUTE MAXIMUM RATING

Table 3.1-1: Maximum Ratings

Symbol	Parameter	Rating	Unit	Humidity	Unit	Note
V_{CI}	Logic supply voltage	-0.5 to +6.0	V	-	-	
T_{OPR}	Operation temperature range	0 to 35	C	45 to 70	%	Note 6-1
-	Transportation temperature range	-25 to 60	C	-	-	Note 6-2
Tstg	Storage condition	0 to 35	C	45 to 70	%	Maximum storage time: 5 years
-	After opening the package	0 to 35	C	45 to 70	%	

Note 3.1-1: We guarantee the single pixel display quality for $0-35\,^\circ$, but we only guarantee the barcode readable for $35-40\,^\circ$.

Normal use is recommended to refresh every 24 hours.

Note 3.1-2: Tttg is the transportation condition,the transport time is within 10 days for $-25\,^\circ\text{C} \sim 0\,^\circ\text{C}$ or $35\,^\circ\text{C} \sim 60\,^\circ\text{C}$.

Note 3.1-3: When the three-color product is stored. The display screen should be kept white and face up. In addition, please be sure to refresh the e-paper every three months.

3.2 DC CHARACTERISTICS

The following specifications apply for: VSS=0V, VCI=3.3V, TOPR=25℃.


Table 3.2-1: DC Characteristics

Symbol	Parameter	Test Condition	Applicable pin	Min.	Тур.	Max.	Unit
VCI	VCI operation voltage	-	VCI	2.5	3	3.7	V
VIH	High level input voltage		SDA, SCL, CS#, D/C#,	0.8VDDIO	-	-	V
VIL	Low level input voltage	-	RES#, BS1	-	-	0.2VDDIO	V
VOH	High level output voltage	IOH = -100uA	BUSY,	0.9VDDIO	-	-	V
VOL	Low level output voltage	IOL = 100uA		-	1	0.1VDDIO	V
Iupdate	Module operating current	-	-	-	10	-	mA
Isleep	Deep sleep mode	VCI=3.3V	-	-	3.5		uA

- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Good Display.
- Vcom value will be OTP before in factory or present on the label sticker.

Note 3.2-1

The Typical power consumption





3.3 Serial Peripheral Interface Timing

The following specifications apply for: VSS=0V, VCI=2.5V to 3.7V, T_{OPR} =25 $^{\circ}$ C

Write mode

Symbol	Parameter	Min	Тур	Max	Unit
fSCL	SCL frequency (Write Mode)			20	MHz
tCSSU	Time CSB has to be low before the first rising edge of SCLK	20			ns
tCSHLD	Time CSB has to remain low after the last falling edge of SCLK	20	1		ns
tCSHIGH	Time CSB has to remain high between two transfers	100			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	25			ns
tSCLLOW	Part of the clock period where SCL has to remain low	25			ns
tSISU	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tSIHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

Read mode

Symbol	Parameter	Min	Тур	Max	Unit
fSCL	SCL frequency (Read Mode)			2.5	MHz
tCSSU	Time CSB has to be low before the first rising edge of SCLK	100			ns
tCSHLD	Time CSB has to remain low after the last falling edge of SCLK	50			ns
tCSHIGH	Time CSB has to remain high between two transfers	250			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	180			ns
tSCLLOW	Part of the clock period where SCL has to remain low	180			ns
tSOSU	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns

Note: All timings are based on 20% to 80% of VDDIO-VSS




Figure 3.3-1: Serial peripheral interface characteristics

3.4 Power Consumption

Parameter	Symbol	Conditions	TYP	Max	Unit	Remark
Panel power consumption during update	-	25℃	300	-	mAs	
Deep sleep mode	-	25℃	3.5	ı	uA	-

Mas=update average current × update time



3.5 MCU Interface

3.5.1 MCU interface selection

GDEH116Z91 can support 4-wire or 3-wire serial peripheral MCU interface, which is pin selectable by BS1 pin. The interface pin assignment for different MCU interfaces is shown in Table 3.5-1.

Note

- (1) L is connected to VSS
- (2) H is connected to VDDIO

Table 3.5-1: Interface pin assignment for different MCU interfaces

		Pin Name												
MCU Interface	BS1	RES#	CS#	D/C#	SCL	SDI	SDO							
4-wire serial peripheral interface (SPI)	L	Required	Required	Required	SCL	SDI	SDO							
3-wire serial peripheral interface (SPI) – 9 bits SPI	Н	Required	Required	L	SCL	SDI	SDO							

3.5.2 MCU Serial Peripheral Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data input SDI, D/C# and CS#. The control pins status in 4-wire SPI in writing command/data is shown in Table 3.5-2 and the write procedure in 4-wire SPI is shown in Figure 3.5-1..

Table 3.5-2: Control pins status of 4-wire SPI

Function	SCL pin	SDI pin	D/C# pin	CS# pin
Write command	↑	Command bit	L	L
Write data	1	Data bit	Н	L

Note:

- (1) L is connected to VSS and H is connected to VDDIO
- (2) ↑ stands for rising edge of signal
- (3) SDI is shifted into an 8-bit shift register on every rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




Figure 3.5-1: Read procedure in 4-wire SPI mode

In the read operation, after CS# is pulled low, the first byte sent is command byte, D/C# is pulled low. After command byte sent, the following byte(s) read are data byte(s), so D/C# bit is then pulled high. An 8-bit data will be shifted out on every clock falling edge. The serial data output SDO bit shifting sequence is D7, D6, to D0 bit. Figure 6-2 shows the read procedure in 4-wire SPI.




Figure 3.5-2: Read procedure in 4-wire SPI mode



3.3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data input SDI, and CS#. The operation is similar to 4- wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 7-3.

In the write operation, a 9-bit data will be shifted into the shift register on every sleep.

In the write operation, a 9-bit data will be shifted into the shift register on every clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. Table 7-3 shows the write procedure in 3-wire SPI

Table 3.3-3 :	Control	pins	status	of	3-wire	SPI
---------------	---------	------	--------	----	--------	-----

Function	SCL pin	SDI pin	D/C# pin	CS# pin
Write command	↑	Command bit	Tie LOW	L
Write data	1	Data bit	Tie LOW	L

Note:

- (1) L is connected to VSS and H is connected to VDDIO
- (2) ↑ stands for rising edge of signal




Figure 3.3-3: Write procedure in 3-wire SPI mode

In the read operation, serial data are transferred in the unit of 9 bits. After CS# pull low, the first byte is command byte, the D/C# bit is as 0 and following with the register byte. After command byte send, the following byte(s) are data byte(s), with D/C# bit is 1. After D/C# bit sending from MCU, an 8-bit data will be shifted out on every clock falling edge. The serial data output SDO bit shifting sequence is D7, D6, to D0 bit. Figure 7-4 shows the read procedure in 3-wire SPI.





Figure 3.3-4: Read procedure in 3-wire SPI mode



4. Typical Operating Sequence

4.1 Normal Operation Flow



2. Set Initial Configuration

- Define SPI interface to communicate with MCU
- HW Reset
- SW Reset by Command 0x12
- Wait 10ms



3. Send Initialization Code

- Set gate driver output by Command 0x01
- Set soft start control if necessary by Command 0x0C
- Set display RAM size by Command 0x11, 0x44, 0x45
- Set panel border by Command 0x3C

¥


4. Load Waveform LUT

- Sense temperature by int/ext TS by Command 0x18
- Load waveform LUT from OTP by Command 0x22, 0x20 or by MCU
- Wait BUSY Low



5. Write Image and Drive Display Panel

- Write image data in RAM by Command 0x4E, 0x4F, 0x24, 0x26
- Drive display panel by Command 0x22, 0x20
- Wait BUSY Low





5. COMMAND TABLE

R/W D/C# Hex D7 D6 D5 D4 D3 D2 D1 D0 Command Description	Comma	nd Table											
New York See	R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
MUX Cate lines setting as (A[9:0] + 1). MUX Cate lines setting as (A[9:0] + 1). B[2:0] = 000 [POR]. Gate seaming sequence and direction B[2]: GD Selects the 1st output Gate GD-P[POR]. Gate seaming sequence and direction B[2]: GD Selects the 1st output Gate GD-P[POR]. Gate seaming sequence is GG]. GG, GG, GG] is the 1st gate output channel, gate output sequence is GG]. GG, GG, B[1]: SM Change seaming order of gate driver. SM-0 [POR]. GG, GG, GG, GG, GG, GG, GG, GG, GG, GG, GG, GG, GG, GG, GG, GG, GG, GG, GG, GG, GG, GG, GG	0	0	01	0	0	0	0	0	0	0	1	Driver Output control	Gate setting
0	0	1		A7	A6	A5	A4	A3	A2	A1	A0		MUX Gate lines setting as $(A[9:0] + 1)$.
0	0	1		0	0	0	0	0	0	A9	A8		B[2:0] = 000 [POR].
0 0 0 0 0 0 0 0 0 1 1	0	1		0		0	0	0	B2	B1	В0		
0 0 0 0 0 0 0 0 0 0											•		Selects the 1st output Gate GD=0 [POR], G0 is the 1st gate output channel, gate output sequence is G0,G1, G2, G3, GD=1, G1 is the 1st gate output channel, gate output sequence is G1, G0, G3, G2, B[1]: SM Change scanning order of gate driver. SM=0 [POR], G0, G1, G2, G3679 (left and right gate interlaced) SM=1, G0, G2, G4G678, G1, G3,G679
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													TB = 0 [POR], scan from G0 to G679
Control A[4:0] = 00h [POR] VGH setting from 12V to 20V A[4:0] VGH A[4:0] VG			I										, , , , , , , , , , , , , , , , , , , ,
	0	0	03	0	0	0	0	0	0	1	1		A[4:0] = 00h [POR] VGH setting from 12V to 20V A[4:0] VGH A[4:0] VGH 00h 20 10h 16.5 07h 12 11h 17 08h 12.5 12h 17.5 09h 13 13h 18 0Ah 13.5 14h 18.5 0Bh 14 15h 19 0Ch 14.5 16h 19.5 0Dh 15 17h 20 0Eh 15.5 Other NA



Comman	1		TT	D	D.	Dr.	D.4	D	Da		D:		DO	- C	1		D		
2/W#	D/0	<i>.</i> #	Hex	7	D6	D5	D4	3	D2		D1		D0	Comn			Description	n	
)	0		04	0	0	0	0	0	1		0		0	Contro		ring voltage	Set Source		
)	1			A 7	A6	A5	A4	A 3	A2		A1		A2						VSH1 at 15V VSH2 at 5V.
)	1			В7	В6	B5	B4	В3	B2		B1		В0						VSL at -15V
)	1			C7	C6	C5	C4	C3	C2		C1		C0						
3[7] = 1,			1						A[7	7]/B[7]	= 0,						C[7] = 0,		
VSH2 vo 3.8V	oltage	settin	g from 2	2.4V to					to 1		H2 volt	age set	ting fro	m 9V			VSL settin	g from -9V	/ to -17V
A/B[7	7:0]	VSF	I1/VSH2	2 A/	B[7:0]	VSH	I1/VSH	[2		/B[7:0] VS	H1/VS	H2	A/B[7:0]	V	SH1/VSH2		C[7:0]	VSL
8Eh		2.4		AI		5.7			23	3h	9			3Ch	14			1Ah	-9
8Fh		2.5		В)h	5.8			24	4h	9.2			3Dh	14	.2		1Ch	-9.5
90h		2.6		B1	h	5.9		\dashv	2:	5h	9.4			3Eh	14	.4		1Eh	-10
91h		2.7		B2	!h	6		=	20	6h	9.6			3Fh	14	6		20h	-10.5
92h		2.8		В3		6.1		\dashv	2	7h	9.8			40h	14	8		22h	-11
93h		2.9		B4		6.2		\dashv	28	8h	10			41h	15			24h	-11.5
94h		3		B5		6.3		\dashv		9h	10.			42h	15			26h	-12
95h		3.1		В6		6.4		\dashv		Ah	10.			43h	15			28h	-12.5
96h		3.2		В7		6.5		\dashv		Bh	10.			44h	15			2Ah	-13
97h		3.3		В8		6.6				Ch	10.	8		45h	15			2Ch	-13.5
98h		3.4		B9		6.7				Dh	11			46h	16			2Eh	-14
99h		3.5		BA	\h	6.8				Eh	11.			47h	16			30h	-14.5
9Ah		3.6		BE		6.9				Fh	11.			48h	16			32h	-15
9Bh		3.7		ВС		7				0h	11.			49h	16			34h	-15.5
9Ch		3.8		BI		7.1				1h	11.	8		4Ah	16			36h	-16
9Dh		3.9		BE		7.2				2h	12	2		4Bh	17			38h	-16.5
9Eh		4		BF		7.3				3h	12. 12.			Other	N.	A		3Ah	-17
9Fh		4.1		CO		7.4				4h 5h	12.							Other	NA
A0h		4.2		C1		7.5				6h	12.								
Alh		4.3		C2		7.6	_			7h	13	0							
A2h		4.4		C3		7.7				8h	13.	2							
A3h		4.5		C4		7.8				9h	13.								
A4h		4.6		C5		7.9				Ah	13.								
A5h		4.7		C6		8		+		Bh	13.								
A6h		4.8		C7		8.1		+			13.	_							
A7h		4.9		C8		8.2		\dashv											
A8h		5		C9		8.3		\dashv											
A9h		5.1		CA		8.4		\dashv											
AAh		5.2		CI		8.5		-									Remark:		
ABh		5.3		CC		8.6		\dashv									VSH1> VS	SH2	
ACh		5.4		CI		8.7		\dashv											
ADh		5.5		CI		8.8		-											
AEh		5.6			her	NA		\dashv											
	0	2.0	0F	0	0	0	0	1	1	1	1	1	Gate	scan s	tart	Set the scan	ning start po	sition of t	ne gate
)	+		UF		<u> </u>	1							posit		tart		valid range is		
)	1			A7 0	A6	A5	A4 0	0		A2	A1	A0	-			A[9:0] = 00			
0	1			U	U	0	10	0		0	A9	A8				When TB=0	١٠		
						1	1									SCN [9:0] =			
				1		1	1					l	l			When TB=1			



Comman	nd Table											
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep	Deep Sleep mode Control:
0	0		0	0	0	0	0	A2	Al	A0	mode	A[1:0]: Description 00 Normal Mode [POR] 01 Enter Deep Sleep Mode 1 11 Enter Deep Sleep Mode 2 After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high. Remark: To Exit Deep Sleep mode, User required to send HWRESET to the driver
0	0	11	0	0	0	1	0	0	0	1	Data Entry	Define data entry sequence
0	1	11	0	0	0	0	0	A2	0 A1	A0	mode Entry	A[2:0] = 011 [POR]
			U	U	U		U	AZ	Al	Au	setting	A[1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 - Y decrement, X decrement, 01 - Y decrement, X increment, 11 - Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.



Comma	nd Table											
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection A[6:0] = 00h [POR] The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	0	15	0	0	0	1	0	1	0	1	VCI Detection	VCI Detection A[2:0] = 100 [POR], Detect level at 2.3V
0	1		0	0	0	0	0	A2	Al	A0		A[2:0]: VCI level Detect A[2:0] VCI level 011 2.2V 100 2.3V 101 2.4V 110 2.5V 111 2.6V Other NA The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. After this command initiated, VCI detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
	0	10	I 0	I 0	0				I 0		T	I.m
0	0	18	0 A7	0 A6	0 A5	1 A4	A3	0 A2	0 A1	0 A0	Temperature Sensor Control	Temperature Sensor Selection A[7:0] = 48h [POR], external temperatrure sensor
	1		11/	710	113	7	113	112	731	110		A[7:0] = 80h Internal temperature sensor
0	0	1A	0	0	0	0	0	0	1	0	Temperature Sensor	Write to temperature register.
0	1		A11	A10	A9	A8	A7	A6	A5	A4	Control (Write to temperature register)	A[11:0] = 7FFh[POR]
0	1		A3	A2	Al	A0	0	0	0	0		
				<u> </u>	<u> </u>		<u> </u>	<u> </u>	<u> </u>	<u>I</u>		
0	0	1B	0	0	0	1	1	0	1	1	Temperature Sensor Control (Read from	Read from temperature register.
1	1		A11	A10	A9	A8	A7	A6	A5	A4	temperature register)	
1	1		A3	A2	Al	A0	0	0	0	0		



Comma	nd Table											
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	1C	0	0	0	1	1	1	0	0	Temperature Sensor	Write Command to External temperature
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Control (Write	sensor.
0	1		В7	В6	B5	B4	В3	B2	B1	В0	Command to External	A[7:0] = 00h [POR],
0	1		C7	C6	C5	C4	C3	C2	C1	CO	temperature sensor)	B[7:0] = 00h [POR], C[7:0] = 00h [POR], A[7:6] A[7:6] A[7:6] Select no of byte to be sent 00 Address + pointer 01 Address + pointer + 1st arameter 10 Address + pointer + 1st parameter + 2nd pointer 11 Address A[5:0] - Pointer Setting B[7:0] - 1st parameter C[7:0] - 2nd parameter The command required CLKEN=1. Refer to Register 0x22 for detail. After this command initiated, Write Command to external temperature sensor starts. BUSY pad will output high during operation.
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence The Display Update Sequence Option is located at R22h. BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel images.
0	0	21	0	0	1	0	0	0	0	1	Display Update	RAM content option for Display Update
0	1		A7	A6	A5	A4	A3	A2	Al	A0	Control 1	A[7:0] = 00h [POR] A[7:4] Red RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content A[3:0] BW RAM option 0000 Normal 0100 Bypass RAM content as 0 1000 Inverse RAM content
0	0	22	0	0	1	0	0	0	1	0	Display Update	Display Update Sequence Option:
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Control 2	Enable the stage for Master Activation A[7:0]= FFh (POR)
												Enable Clock Signal, Then Enable ANALOG Then DISPLAY with DISPLAY Mode 1 Then Disable ANALOG Then Disable OSC Enable Clock Signal, Then Enable ANALOG Then DISPLAY with DISPLAY Mode 2 Then Disable ANALOG Then Disable OSC Enable Clock Signal, Then Load LUT with DISPLAY Mode 1 Enable Clock Signal, Then Load Temperature value from I2C Single Master Interface Then Load LUT with DISPLAY Mode 1



		Enable Clock Signal, Then Load LUT with DISPLAY Mode 2	98
		Enable Clock Signal, Then Load Temperature value from I2C Single Master Interface Then Load LUT with DISPLAY Mode 2	В8
		Enable Clock Signal, Then Load LUT with DISPLAY Mode 1 To Disable Clock Signal	91
		Enable Clock Signal, Then Load Temperature value from I2C Single Master Interface Then Load LUT with DISPLAY Mode I To Disable Clock Signal	B1
		Enable Clock Signal, Then Load LUT with DISPLAY Mode 2 To Disable Clock Signal	99
		Enable Clock Signal, Then Load Temperature value from I2C Single Master Interface Then Load LUT with DISPLAY Mode 2 To Disable Clock Signal	В9
		Enable ANALOG Then DISPLAY with DISPLAY Mode 1 Then Disable ANALOG Then Disable OSC	47
		Enable ANALOG Then DISPLAY with DISPLAY Mode 2 Then Disable ANALOG Then Disable OSC	4F
		To Enable Clock Signal (CLKEN=1) To Enable Clock Signal, then Enable ANALOG (CLKEN=1, ANALOGEN=1)	80 C0
		Enable ANALOG Then DISPLAY with DISPLAY Mode 1 Enable ANALOG	44
		Then DISPLAY with DISPLAY Mode 2	4C
		To DISPLAY with DISPLAY Mode 1 To DISPLAY with	04 0C
		DISPLAY Mode 2 To Disable ANALOG, then Disable Clock Signal (CLKEN=0,	03
		ANALOGEN=0) o Disable Clock Signal (CLKEN=0)	01



Comma	nd Table											
R/W#	D/C#	Hex	D7	D6	D5	D4	D 3	D2	D1	D0	Command	Description
0	0	24	0	0	1	0	0	1	0	0	Write RAM (BW)	After this command, data entries will be written into the BW RAM until another command is written. Address pointers will advance accordingly For Write pixel: Content of Write RAM(BW) = 1 For Black pixel: Content of Write RAM(BW) = 0
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED)	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly. For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCU bus will fetch data from RAM [According to parameter of Register 41h to select reading RAM(BW) / RAM(RED)], until another command is written. Address pointers will advance accordingly. The 1st byte of data read is dummy data.
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value. The sensed VCOM voltage is stored in register The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	29	0	0 A6	0	0	1 A 3	0 A2	0 A1	1 A0	VCOM Sense Duration	Stabling time between entering VCOM sensing mode and reading acquired. A[6]=1, Normal Mode A[6]=0, Reserve A[3:0] = 09h, duration = 10s. VCOM sense duration = Setting + 1 Seconds
0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program VCOM register into OTP The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.



Comma	ınd Table														
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description	on		
0	0	2B	0	0	1	0	1	0	1	1	Write Register for		mand is use		
0	1		0	0	0	0	0	1	0	0	VCOM Control		VCOM tog D63h shou		
0	1		0	1	1	0	0	0	1	1		command	or uns		
	1								l	l					
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM register			r from MO	CU interface
0	1		A7	A6	A5	A4	A3	A2	A1	A0			00h [POR]	A [7.0]	VCOM
												A[7:0] 08h	VCOM -0.2	A[7:0] 58h	VCOM -2.2
												0Ch	-0.3	5Ch	-2.3
												10h	-0.4	60h	-2.4
											•	14h	-0.5	64h	-2.5
												18h	-0.6	68h	-2.6
												1Ch	-0.7	6Ch	-2.7
												20h 24h	-0.8 -0.9	70h 74h	-2.8 -2.9
												24n 28h		74n 78h	-3
												28n 2Ch	-1 -1.1	78h	-3.1
															-3.1
												30h 34h	-1.2 -1.3	80h 84	-3.2
												34n 38h	-1.3	88	-3.4
												3Ch	-1.4	8C	-3.4
												40h	-1.6	90	-3.6
												40h	-1.0	90	-3.7
												48h	-1.7	98	-3.8
												4Ch	-1.6	9C	-3.9
												50h	-1.9	A0	-4
												54h	-2.1	Au	-4
												3411	-2.1		
0	0	2D	0	0	1	0	1	1	0	1	OTP Register Read	Dand Dan	ister for Di	enlay Orti	on:
1	1	210									forDisplay Option	A[7:0]: V	COM OTP	Selection	OII.
1	1		A7	A6	A5	A4	A3	A2	Al	A0		(Comman	d 0x37, By	te A)	
1	1		B7	B6	B5	B4	B3	B2	B1	B0		(Comman	COM Registed (1920)	ster	
1	1		C7	C6	C5	C4	C3	C2	C1	C0		C[7:0]~G	[7:0]: Displ		
1	1		D7	D6	D5	D4	D3	D2	D1	D0			d 0x37, By	te B to By	te G)
			E7	E6	E5	E4	E3	E2	E1	E0	-	[5 bytes] H[7:0]~K	[7:0]: Wave	eform Vers	sion
1	1		F7	F6	F5	F4	F3	F2	F1	F0	-	(Comman	d 0x37, By	te H to By	rte K)
1	1	7	G7	G6	G5	G4	G3	G2	G1	G0		[4 bytes]			
1	1		H7	Н6	H5	H4	H3	H2	H1	H0					
1	1		I7	I6	I5	I4	I3	12	I1	I0					
1	1		J7	J6	J5	J4	J3	J2	J1	J0	_				
1	1		K7	K6	K5	K4	K3	K2	K1	K0					



Comma	and Table	:													
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description			
0	0	34	0	0	1	1	0	1	0	0	CRC calculation	CRC calculation command for OTP content validation. BUSY pad will output high during operation.			
0	0	35	0	0	1	1	0	1	0	1	CRC Status Read	CRC Status Read A[15:0] is the CRC readout Value			
1	1		A15	A14	A13	A12	A11	A10	A9	A8		A[13.0] is the CRC readout value			
1	1		A7	A6	A5	A4	A3	A2	A1	A0					
0	0	36	0	0	1	1	0	1	1	0	Program OTP selection	Program OTP Selection according to the OTP Selection Control [R37h and R38h] The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.			
0	0	37	0	0	1	1	0	1	1	1	Write Register for Display Option	Write Register for Display Option			
0	1		0	0	0	0	0	0	0	0	Display Option	B[7:0] Display Mode for WS[7:0] C[7:0] Display Mode for WS[15:8] D[7:0] Display Mode for WS[23:16] E[7:0] Display Mode for WS[31:24]			
0	1		В7	B6	B5	B4	В3	B2	B1	B0					
0	1		C7	C6	C5	C4	C3	C2	C1	C0		F[3:0] Display Mode for WS[31:24] F[3:0] Display Mode for WS[35:32]			
0	1		D7	D6	D5	D4	D3	D2	D1	D0		0: Display Mode 1			
0	1		E7	E6	E5	E4	E3	E2	E1	E0		1: Display Mode2 F[6]: PingPong for Display Mode 2			
0	1		F7	F6	F5	F4	F3	F2	F1	F0		F[7]: PingPong for Display Mode 1			
0	1		G7	G6	G5	G4	G3	G2	G1	G0		1: Ping-Pong 0: Default			
0	1		H7	Н6	H5	H4	Н3	H2	H1	H0		G[7:0]~J[7:0] module ID /waveform			
0	1		I7	I6	I5	I4	I3	I2	I1	10		version. Remarks: A[7:0]~J[7:0] can be stored in			
0	1		J7	J6	J5	J4	J3	J2	J1	J0		OTP			
0	0	38	0	0	1	1	1	0	0	0	Write Register for	Write Register for User ID			
0	1	A7	A6	A5	A4	A3	A2	A1	A0	A7	User ID	A[7:0]]~J[7:0]: UserID [10 bytes] Remarks: A[7:0]~J[7:0] can be stored in			
0	1	В7	В6	B5	B4	В3	B2	B1	В0	В7		OTP			
0	1	C7	C6	C5	C4	C3	C2	C1	C0	C7					
0	1	D7	D6	D5	D4	D3	D2	D1	D0	D7					
0	1	E7	E6	E5	E4	E3	E2	E1	E0	E7					
0	1	F7	F6	F5	F4	F3	F2	F1	F0	F7					
0	1	G7	G6	G5	G4	G3	G2	G1	G0	G7					
0	1	H7	Н6	Н5	H4	Н3	H2	Н1	Н0	Н7					
0	1	I7	I6	I5	I4	I3	12	I1	Ι0	I7					
0	1	J7	J6	J5	J4	J3	J2	J1	J0	J7					



	nd Table			1	1	T		1		1	1	_
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
)	0	39	0	0	0	0	0	0	0 A1	1 A0	OTP program mode	OTP program mode A[1:0] = 00: Normal Mode [POR] A[1:0] = 11: Internal generated OTP programming voltage Remark: User is required to EXACTLY follow the reference code sequences
`			T 0			1 .		I 0			In ,	
0	0	3A	0	0	1	1	1	0	1	0	Reserved	Reserved
0	0	3B	0	0	1	1	1	0	1	1	Reserved	Reserved
					Į	<u> </u>						
0	0	3C	0	0	1	1	1	1	0	0	Border Waveform	Select border waveform for VBD
0	1		A7	A6	A5	A4	A3	A2	Al	A0	Control	A[7:0] = C0h [POR], set VBD as HIZ. A [7:6] : Select VBD option A[7:6] Select VBD as 00 GS Transition, Defined in A[1:0] 01 Fix Level, Defined in A[5:4] 10 VCOM 11[POR] HiZ A [5:4] Fix Level Setting for VBD A[5:4] VBD level 00[POR] VSS 01 VSH1 10 VSL 11 VSH2 A [1:0] GS Transition setting for VBD A[1:0] VBD Transition 00[POR] LUT0 01 LUT1 10 LUT2 11 LUT3
)	0	41	0	1	0	0	0	0	0	1	Read RAM Option	Read RAM Option
0	1		0	0	0	0	0	0	0	A0		A[0]= 0 [POR] 0: Read RAM corresponding to 24h 1: Read RAM corresponding to 26h
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address	Specify the start/end positions of the
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Start / End position	window address in the X direction by an address unit for RAM
)	1		-	-	-	-	-	-	A9	A8		A[9:0]: XSA[9:0], XStart, POR = 000h
)	1		0	0	B5	B4	В3	B2	B1	В0		B[5:0]: XEA[9:0], XEnd, POR = 3BFh
)	1		-	-	1 -	-	-	-	В9	В8		



Comma	nd Table															
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description				
0	0	45	0	1	0	0	0	1	0	1	Set RAM Y-					
0	1		A7	A6	A5	A4	A3	A2	A1	A0	address Start / End	Specify the start/end positions of the window address in the Y direction by an				
0	1		-	-	-	-	-	-	A9	A8	position End	address unit for RAM				
0	1		В7	В6	В5	B4	В3	B2	B1	В0	F	A[8:0]: YSA[8:0], YStart, POR = 000h				
0	1		_	_	_	-	_	_	В9	В8		B[8:0]: YEA[8:0], YEnd, POR = 2A7h				
0	0	46	0	1	0	0	0	1	1	0	Auto Write RED	Auto Write RED RAM for Regular Pattern				
0	1		A7	A6	A5	A4	A3	A2	Al	A0	RAM for Regular Pattern	A[7:0] = 00h [POR] A[7]: The 1st step value, POR = 0 A[6:4]: Step Height, POR= 000 Step of alter RAM in Y-direction according to Gate A[6:4]				
	1	ı		1	ı	•	ı									
0	0	47	0	1	0	0	0	1	1	1	Auto Write B/W	Auto Write B/W RAM for Regular Pattern A[7:0] = 00h [POR]				
0	1		A7	A6	A5	A4	A3	A2	A1	A0	RAM for Regular Pattern	Auto Write B/W RAM for Regular Pattern A[7:0] = 00h [POR]				
												A[6:4] Height A[6:4] Height				
												000 8 100 128				
												001 16 101 256				
												010 32 110 512				
												011 64 111 960				
												A[2:0]: Step Width, POR= 000				
												Step of alter RAM in X-direction according				
												to Source A[2:0] Width A[2:0] Width				
												A[2:0] Width A[2:0] Width				
												000 8 100 128 001 16 101 256				
												010 32 110 512 011 64 111 680				
												uring operation, BUSY pad will output				
]						high.				



Comma	and Table	;										
R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X	Make initial settings for the RAM X
0	1		A7	A6	A5	A4	A3	A2	A1	A0	address	address in the address counter (AC)
0	1		0	0	0	0	0	0	A9	A8	counter	A[9:0]: 000h [POR].
	_										•	
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y	Make initial settings for the RAM Y
0	1		A7	A6	A5	A4	A3	A2	A1	A0	address	address in the address counter (AC)
0	1		0	0	0	0	0	0	A9	A8	counter	A[9:0]: 000h [POR].
	_											
0	0	7F	0	1	1	1	1	1	1	1	NOP	This command is an empty command; it does not have any effect on the display module. However, it can be used to terminate Frame Memory Write or Read Commands.



6. Optical characteristics

6.1 Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

T=25°C

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР.	MAX	UNIT	Note
R	Reflectance	White	30	35	-	%	Note 15-1
CR	Contrast Ratio	-	10	15	1		-
VC	Black State L* value			13	14		
KS	Black State a* value			3	4		
WC	White State L* value		63	65			
WS	White State a* value			-0. 5	0		
D.C	Red State L* value	Red	25	28			Note 6-1
RS	Red State a* value	Red	36	40			Note 6-1
Tupdate_YS	Update time	Red		15		sec	
Panel's life	-	0℃~40℃		5years	-	-	Note 6-2

WS: White state, KS: Dark state

Note 6-1: Luminance meter: Eye - One Pro Spectrophotometer

Note 6-2 : We don't guarantee 5 years pixels display quality for humidity $\,$ below 45%RH or $\,$

above 70%RH:

Suggest Updated once a day;




6.2 Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (R1) and the reflectance in a dark area (Rd)():

R1: white reflectance

Rd: dark reflectance

CR = R1/Rd




6.3 Reflection Ratio

The reflection ratio is expressed as:

R = Reflectance Factor white board $x (L_{center} / L_{white board})$


 L_{center} is the luminance measured at center in a white area (R=G=B=1) . $L_{white\ board}$ is the luminance of a standard white board . Both are measured with equivalent illumination source . The viewing angle shall be no more than 2 degrees .






7. Point and line standard

		Shipment Ins	spection Standard								
	Eq	uipment: Electric	cal test fixture, Point gaug	e							
Outline dimension	254.31 (H)×176.35(V) ×0.85(D)	Unit: mm	Part-A	Active area	Border area						
Environment	Temperature	Humidity	Illuminance	Distance	Angle						
Environment	19℃~25℃	55%±5%RH	800~1300Lux	300 mm	35Sec						
Defet type	Inspection method		Standard	Part-	A	Part-B					
		I	O≤0.4 mm	Ignor	re	Ignore					
Co. a.t	Electric Disules	0.4 m	m < D≤0.6 mm	N <u><</u> 4	ļ	Ignore					
Spot	Electric Display	0.6 m	m < D≤0.8 mm	N≤1		Ignore					
		Γ	0>0.8 mm	Not Al	Ignore						
Display unwork	Electric Display	N	lot Allow	Not Al	Ignore						
Display error	Electric Display	N	lot Allow	Not Al	Ignore						
Scratch or line		L≤2 m	m, W≤0.1 mm	Ignoi	re	Ignore					
defect(include	Visual/Film card	1.0mm <l≤9.0< td=""><td>mm, 0.1<w≤0.2mm,< td=""><td>N≤</td><td>Ignore</td></w≤0.2mm,<></td></l≤9.0<>	mm, 0.1 <w≤0.2mm,< td=""><td>N≤</td><td>Ignore</td></w≤0.2mm,<>	N≤	Ignore						
dirt)		L>9.0	mm, W>0.2 mm	Not Al	Ignore						
		Γ	0 ≤0.4mm	Ignor	Ignore						
PS Bubble	Visual/Film card	0.4m	m≤D≤0.6mm	N≤4	Ignore						
		D	>0.6 mm	Not Allow Ignore							
Side Fragment	Do not affect the electrode circuit (Corner chipping) X < 8mm, Y < 1mm, Do not affect the electrode circuit; Ignore Visual/Film card										
		1.Cannot be defe	ct & failure cause by appe	earance defect;							
Remark		2.Cannot be la	arger size cause by appeara	ance defect;							
		L=long W	=wide D=point size N=	Defects NO							



L=long W=wide D=point size

8. Packing





9. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL /EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.
- (7) For more precautions, please click on the link: https://www.good-display.com/news/80.html