

# 4.2 inch E-paper Display Series



Dalian Good Display Co., Ltd.





# **Product Specifications**





Customer	Standard
Description	4.2" E-PAPER DISPLAY
Model Name	GDEH042Z96
Date	2021/01/19
Revision	1.1

Design Engineering						
Approval Check Design						
宝礼五	心印堂	之兵 印良				

No.17 Gonghua Street, Shahekou District, Dalian 116021 China

Tel: +86-411-84619565

Email: info@good-display.com

Website: www.e-paper-display.com

# **Table of Contents**

1. General Description	5
1.1 Overview	5
1.2 Feature	5
1.3 Mechanical Specification	5
1.4 Mechanical Drawing of EPD module	6
1.5 Input/Output Terminals	7
1.6 Reference Circuit	9
1.7 Matched Development Kit	10
2. Environmental	11
2.1 Handling, Safety and Environmental Requirements	11
2.2 Reliability test	
3. Electrical Characteristics	
3.1 Absolute maximum rating	14
3.2 DC Characteristics	14
3.3 AC Charatcteristics	15
3.4 Power Consumption	16
3.5 MCU Interface	19
4. Typical Operating Sequence	
4.1 Normal Operation Flow	20
5. Command Table	22
6. Optical characteristics	28
6.1 Specifications	28
6.2 Definition of contrast ratio	29
6.3 Reflection Ratio	29
7. Point and line standard	30
8. Packing	32
9. Precautions	33

Version	Content	Date	Producer
1.0	New release	2019/11/28	
1.1	Updating	2021/01/19	
	C	~	

# 1.General Description

#### **1.1 Overview**

GDEH042Z96 is an Active Matrix Electrophoretic Display (AMEPD), with interface and a reference system design. The 4.2" active area contains 400×300 pixels, and has 1bit B/W/R full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM and border are supplied with each panel.

### **1.2 Features**

- · 400×300 pixels display
- High contrast
- $\cdot$  High reflectance
- $\cdot$  Ultra wide viewing angle
- $\cdot$  Ultra low power consumption
- · Pure reflective mode
- Bi-stable display
- · Commercial temperature range
- · Landscape, portrait modes
- $\cdot$  Hard-coat antiglare display surface
- $\cdot$  Ultra Low current deep sleep mode
- $\cdot$  On chip display RAM
- · Low voltage detect for supply voltage
- $\cdot$  High voltage ready detect for driving voltage
- · Internal temperature sensor
- $\cdot$  10-byte OTP space for module identification
- · Serial peripheral interface available
- · On-chip oscillator

 $\cdot$  On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage


 $\cdot$  I2C signal master interface to read external temperature sensor/ built-in temperature sensor

# **1.3 Mechanical Specifications**

Parameter	Specifications	Unit	Remark
Screen Size	4.2	Inch	
Display Resolution	400(H)×300(V)	Pixel	Dpi:119
Active Area	84.8(H)×63.6 (V)	mm	
Pixel Pitch	0.212×0.212	mm	
Pixel Configuration	Square		
Outline Dimension	91.00(H)× 77.00(V) × 1.25(D)	mm	
Weight	15±0.2	g	



# **1.4 Mechanical Drawing of EPD module**



# **1.5 Input/Output Terminals**

Pin #	Single	Description	Remark
1	NC	No connection and do not connect with other NC pins NC	Keep Open
2	GDR	N-Channel MOSFET Gate Drive Control	
3	RESE	Current Sense Input for the Control Loop	
4	NC	No connection and do not connect with other NC pins	Keep Open
5	VSH2	Positive Source driving voltage	
6	TSCL	I2C Interface to digital temperature sensor Clock pin	
7	TSDA	I2C Interface to digital temperature sensor Date pin	
8	BS1	Bus selection pin	Note 1.5-5
9	BUSY	Busy state output pin	Note 1.5-4
10	RES #	Reset	Note 1.5-3
11	D/C #	Data /Command control pin	Note 1.5-2
12	CS #	Chip Select input pin	Note 1.5-1
13	SCL	serial clock pin (SPI)	
14	SDA	serial data pin (SPI)	
15	VDDIO	Power for interface logic pins	
16	VCI	Power Supply pin for the chip	
17	VSS	Ground	
18	VDD	Core logic power pin	
19	VPP	Power Supply for OTP Programming	
20	VSH1	Positive Source driving voltage	
21	VGH	Power Supply pin for Positive Gate driving voltage and VSH	
22	VSL	Negative Source driving voltage	
23	VGL	Power Supply pin for Negative Gate driving voltage, VCOM and VSL	
24	VCOM	VCOM driving voltage	

Note 1.5-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication: only when CS# is pulled LOW.

Note 1.5-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data will be interpreted as data. When the pin is pulle set is active low.


Note 1.5-4: This pin (BUSY) is Busy state output pin. When Busy is High the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin High when the driver IC is working such as:

- Outputting display waveform; or
- Communicating with digital temperature sensor

Note 1.5-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected.



# **1.6 Reference Circuit**



# **1.7 Matched Development Kit**

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh black-white Epaper Display and three-color (black, white and red/Yellow) Good Display 's Epaper Display. And it is also added the functions of USB serial port, Raspberry Pi and LED indicator light ect.

DESPI Development Kit consists of the development board and the pinboard.

More details about the Development Kit, please click to the following link:

https://www.good-display.com/product/53/

### 2. Environmental

### 2.1 HANDLING, SAFETY AND ENVIROMENTAL REQUIREMENTS

#### WARNING

The display module should be kept flat or fixed to a rigid, curved support with limited bending along the long axis. It should not be used for continual flexing and bending. Handle with care. Should the display break do not touch any material that leaks out. In case of contact with the leaked material then wash with water and soap.

#### CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

#### Mounting Precautions

(1) It`s recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module.

(2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.

(3) You should adopt radiation structure to satisfy the temperature specification.

(4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter causes circuit break by electro-chemical reaction.

(5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)

(6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.

(7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.

	Data sheet status
Product specification	The data sheet contains final product specifications.
·	

#### Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### **Application information**

Where application information is given, it is advisory and dose not form part of the specification.

#### Product Environmental certification

ROHS

#### REMARK

All The specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any Post-assembled operation.

# 2.2 Reliability test

	TEST	CONDITION	METHOD	REMARK
1	High-Temperature Operation	T=40°C, RH=35%RH, For 240Hr		
2	Low-Temperature Operation	T = 0°C for 240 hrs		
3	High-Temperature Storage	T=50°C RH=35%RH For 240Hr Test in white pattern		
4	Low-Temperature Storage	T = -25 °C for 240 hrs Test in white pattern		
5	High Temperature, High- Humidity Operation	T=40°C, RH=90%RH, For 168Hr		
6	High Temperature, High- Humidity Storage	T=50°C, RH=90%RH, For 240Hr Test in white pattern		
7	Temperature Cycle	-25°C(30min)~60°C(30min) , 50 Cycle Test in white pattern		
8	Package Vibration	1.04G,Frequency : 10~500Hz Direction : X,Y,Z Duration:1hours in each direction	Full packed for shipment	
9	Package Drop Impact	Drop from height of 100 cm on Concrete surface Drop sequence:1 corner, 3edges, 6face One drop for each.	Full packed for shipment	
10	UV exposure Resistance	765 W/m² for 168hrs,40°C		
11	Electrostatic discharge	Machine model: +/-250V,0Ω,200pF		

Actual EMC level to be measured on customer application.

Note1: Stay white pattern for storage and non-operation test.

Note2: Operation is black/white/red pattern , hold time is 150S.

Note3: The function, appearance, opticals should meet the requirements of the test before and after the test.

Note4: Keep testing after 2 hours placing at  $20^{\circ}$ -25°C.

# **3. Electrical Characteristics**

### **3.1 Absolute Maximum Rating**

Symbol	Parameter	Rating	Unit	Humidity	Unit	Note
V <sub>CI</sub>	Logic supply voltage	-0.5 to +6.0	V	-	-	
T <sub>OPR</sub>	Operation temperature range	0 to 40	°C	45 to70	%	Note 3.1-1
-	Transportation temperature range	-25 to 60	°C	-	-	Note 3.1-2
Tstg	Storage condition	0 to 40	°C	45 to70	%	Maximum storage time: 5 years
-	After opening the package	0 to 40	°C	45 to70	%	

Table 3.1-1 : Maximum Ratings

Note 3.1-1: We guarantee the single pixel display quality for  $0-35^{\circ}$ C, but we only guarantee the barcode readable for 35-40°C. Normal use is recommended to refresh every 24 hours.

Note 3.1-2: Tttg is the transportation condition, the transport time is within 10 days for  $-25^{\circ}$ C  $\sim$ 0 $^{\circ}$ C or  $40^{\circ}$ C  $\sim 60^{\circ}$ C.

Note 3.1-3: When the three-color product is stored. The display screen should be kept white and face up. In addition, please be sure to refresh the e-paper every three months.

# **3.2 DC CHARACTERISTICS**

The following specifications apply for: VSS=0V, VCI=3.3V, TOPR=25°C.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
VCI	VCI operation voltage	-	2.2	3	3.7	V
VIH	High level input voltage	-	0.8VDDIO	-	-	V
VIL	Low level input voltage	-	-		0.2VDDIO	V
VOH	High level output voltage	IOH = -100uA	0.9VDDIO	-	-	V
VOL	Low level output voltage	IOL = 100uA	-		0.1VDDIO	V
Iupdate	Module operating current	-	-	6	-	mA
Isleep	Deep sleep mode	VCI=3.3V	-	-	3	uA


#### Table 3.2-1: DC Characteristics

The Typical power consumption is measured using associated 25°C waveform with following pattern transition: from horizontal scan pattern to vertical scan pattern. (Note 3.2-1)
The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Good Dipslay.

- Vcom value will be OTP before in factory or present on the label sticker.

#### Note 3.2-1

The Typical power consumption



# **3.3 AC Characteristics**

The following specifications apply for: VDDIO - VSS = 2.2V to 3.7V, TOPR =  $25^{\circ}$ C

#### Write mode


Symbol	Parameter	Min	Тур	Max	Unit
fSCL	SCL frequency (Write Mode)			20	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	20			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	20			ns
tCSHIGH	Time CS# has to remain high between two transfers	100			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	25			ns
tSCLLOW	Part of the clock period where SCL has to remain low	25			ns
tSISU	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tSIHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

#### **Read mode**

Symbol	Parameter	Min	Тур	Max	Unit
fSCL	SCL frequency (Read Mode)			2.5	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	100			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tCSHIGH	Time CS# has to remain high between two transfers	250			ns
tSCLHIGH	Part of the clock period where SCL has to remain high	180			ns
tSCLLOW	Part of the clock period where SCL has to remain low	180			ns
tSOSU	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns

Note: All timings are based on 20% to 80% of VDDIO-VSS

#### Figure 3.3-2: SPI timing diagram



# **3.4 Power Consumption**

Parameter	Symbol	Conditions	ТҮР	Max	Unit	Remark
Panel power consumption during update	-	25°C	-	200	mAs	-
Deep sleep mode	-	25°C	-	3	uA	-

MAs=update average current ×update time

# **3.5 MCU Interface**

### **3.5.1 MCU Interface selection**

The GDEH042Z96 can support 3-wire/4-wire serial peripheral. In the SSD1619A, the MCU interface is pin selectable by BS1 shown in Table 3.5-1.

#### Note:

(1) L is connected to VSS

(2) H is connected to VDDIO

#### Table 3.5-1 : Interface pins assignment under different MCU interface

MCU Interface			Pin Name			
MCO Interface	BS1	RES#	CS#	D/C#	SCL	SDA
4-wire serial peripheral interface (SPI)	Connect to VSS	Required	Required	Required	SCL	SDA
3-wire serial peripheral interface (SPI) – 9 bits SPI	Connect to VDDIO	Required	Required	Connect to VSS	SCL	SDA

### 3.5.2 MCU Serial Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#. The control pins status in 4-wire SPI in writing command/data is shown in Table 3.5-2 and the write procedure 4-wire SPI is shown in Table 3.5-2

Table 3.5-2 : Control	pins	status of	4-wire SPI
-----------------------	------	-----------	------------


Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	$\uparrow$	Command bit	L	L
Write data	↑	Data bit	Н	L

#### Note:

(1) L is connected to VSS and H is connected to VDDIO

(2)  $\uparrow$  stands for rising edge of signal

(3) SDA( Write Mode) is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.






Figure 3.5-2 : Read procedure in 4-wire SPI mode

# 3.5.3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 3.5-3.

In the write operation, a 9-bit data will be shifted into the shift register on each clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or write data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. Table 3.5-3 shows the write procedure in 3-wire SPI

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	1	Command bit	Tie LOW	L
Write data	1	Data bit	Tie LOW	L

#### Table 3.5-3 : Control pins status of 3-wire SPI

#### Note:

- (1) L is connected to VSS and H is connected to VDDIO
- (2)  $\uparrow$  stands for rising edge of signal




Figure 3.5-3 : Write procedure in 3-wire SPI

In the read operation (Register 0x1B, 0x27, 0x2D, 0x2E, 0x2F, 0x35), SDA data are transferred in the unit of 9 bits. After CS# pull low, the first byte is command byte, the D/ C# bit is as 0 and following with the register byte. After command byte send, the following byte(s) are data byte(s), with D/C# bit is 1. After D/C# bit sending from MCU, an 8-bit data will be shifted out on each clock falling edge. The serial data SDA bit shifting sequence is D7, D6, to D0 bit. Figure 3.5-4 shows the read procedure in 3-wire SPI.




Figure 3.5-3 : Read procedure in 3-wire SPI mode

# 4. Typical Operating Sequence

# 4.1 Normal Operation Flow

Sequence	Action by	Command	Action Description	Remark
1	User	-	Power on (VCI supply);	-
	User	-	HW Reset	-
	IC		After HW reset, the IC will be ready for	
	IC .	-	command input	-
	User	C 12	Command: SW Reset	
2			After SW reset, the IC will have	
			Registers load with POR value	DUGV – U
	IC	-	VCOM register loaded with OTP value	BUSY = H
			IC enter idle mode	
	User	-	Wait until BUSY = L	-
	-	-	Send initial code to driver including setting of	-
	TT	C 74		
	User	D 54	Command: Set Analog Block Control	-
	Lines	С 7Е	Common de Cost Discital Discita Constant	
	User	D 3B	Command: Set Digital Block Control	-
3	User	C 0C	Command: Set Softstart setting	-
3	User	C 2B	Command: ACVCOM setting	
	User	C 01	Command: Driver Output Control	
	User	C 01	(MUX, Source gate scanning direction)	-
	User	C 3A	Command: Set dummy line period	-
	User	C 3B	Command: Set Gate line width	-
	User	C 3C	Command: Border waveform control	-
	-	-	Data operations for Black White	-
	User	C 11	Command: Data Entry mode setting	-
	User	C 44	Command: RAM X address start /end position	-
4	User	C 45	Command: RAM Y address start /end position	-
7	User	C 4E	Command: RAM X address counter	-
	User	C 4F	Command: RAM Y address counter	-
	User	C 24	Command: write BW RAM	-
	-	-	Ram Content for Display	-
	-	-	Data operations for RED	-
	User	C 11	Command: Data Entry mode setting	-
	User	C 44	Command: RAM X address start /end position	-
5	User	C 45	Command: RAM Y address start /end position	-
5	User	C 4E	Command: RAM X address counter	-
	User	C 4F	Command: RAM Y address counter	-
	User	C 26	Command: write RED RAM	-
			Ram Content for Display	-
	User	C 22	Command: Display Update Control 2	
6	User	C 20	Command: Master Activation	BUSY=H
	IC	-	Booster and regulators turn on	



	IC	-	Load LUT register with corresponding waveform setting stored in OTP)	
	IC	-	Send output waveform according RAM content and LUT.	
	IC	-	Booster and Regulators turn off	
	IC	-	Back to idle mode	
	User	-	Wait until BUSY = L	-
7	User	-	IC power off;	-

# **5. COMMAND TABLE**

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	01	0	0	0	0	0	0	0	1	Driver Output	Set the number of gate. Setting for 300 gates is:
0	1	-	A7	A6	A5	A4	A3	A2	Aı	A0	Control	Set A[8:0] = 12Bh
0	1	-	0	0	0	0	0	0	0	A8		Set $B[7:0] = 00h$
0	1	-	0	0	0	0	0	B2	B1	B0		
0	0	03	0	0	0	0	0	0	1	1	Gate Driving	Set Gate driving voltage.
0	1	-	0	0	0	A4	A3	A2	A1	A0	Voltage Control	A[4:0] = 15h [POR], VGH at 19V
0	0	04	0	0	0	0	0	1	0	0	Source	Set Source output voltage.
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	Driving	A[7:0] = 41h [POR], VSH1 at 15V
			B7	B6	B5	B4	B3	B2	B1	B0	voltage	B[7:0] = A8h [POR], VSH2 at 5V
			C7	C6	C5	C4	C3	C2	C1	C0	Control	C[7:0] = 32h [POR], VSL at -15V
0	0	0C	0	0	0	0	1	1	0	0	Soft start	Set Soft start setting
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0 D0	Control	A[7:0] = 8Eh
			В7 С7	B6 C6	B5 C5	В4 С4	B3 C3	B2 C2	B1 C1	В0 С0		B[7:0] = 8Ch C[7:0] = 85h
			D7	D6	D5	D4	D3	D2	D1	D1		D[7:0] = 3Fh
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep	Deep Sleep mode Control
0	1	-	0	0	0	0	0	0	Å1	Å0	Mode	A[1:0] Description
												00 Normal Mode [POR]
												01 Enter Deep Sleep Mode1
												11 Enter Deep Sleep Mode2
0	0	11	0	0	0	1	0	0	0	1	Data Entry	Define data entry sequence.
0	1	-	0	0	0	0	0	A2	A1	A0	mode	A[2:0] = 3h [POR],
											setting	A[1:0] = ID[1:0]
												Address automatic increment / decrement setting
												The setting of incrementing or decrementing of the
												address counter can be made independently in each
												upper and lower bit of the address.
												00 – Y decrement, X decrement,
												01 – Y decrement, X increment,
												10 - Y increment, X decrement,
												11 - Y increment, X increment [POR]
												A[2] = AM
												Set the direction in which the address counter is
												updated automatically after data is written to the
												RAM.
												When AM= 0, the address counter is updated in the X direction. [POR]
												When $AM = 1$ , the address counter is updated in the
												Y direction.
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to
												their S/W Reset default values except
												R10h-Deep Sleep Mode
												During operation, BUSY pad will output high.
0	0	14	0	0	0	1	0	1	0	0	HV Ready	Note: RAM are unaffected by this command. HV ready detection
U	0	14	0	0	U	1	0	1	0	0	Detection	
											Detection	The command required CLKEN=1 and
												ANALOGEN=1
												Refer to Register 0x22 for detail.
												After this command initiated, HV Ready detection
												starts.
												BUSY pad will output high during detection.
												The detection result can be read from the Status Bit Read (Command 0x2F).
					1				I			Keau (Commanu 0x2F).

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	15	0	0	0	1	0	1	0	1	VCI	A[2:0] = 100 [POR], Detect level at 2.3V
0	1		0	0	0	0	0	A2	Aı	Ao	Detection	$\begin{array}{c c} A[2:0]: VCI level Detect \\ \hline A[2:0] & VCI level \\ \hline 011 & 2.2V \\ \hline 100 & 2.3V \\ \hline 101 & 2.4V \\ \hline 110 & 2.5V \\ \hline 111 & 2.6V \\ \hline 0ther & NA \\ \hline \end{array}$ The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. After this command initiated, VCI detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).
0	0	18	0	0	0	1	1	0	0	0	Temperature	Temperature Sensor Selection
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	sensor control	A[7:0] = 48h [POR], external temperature sensor A[7:0] = 80h Internal temperature sensor
0	0	1A	0	0	0	1	1	0	1	0	Temperature	Write to temperature register.
0	1	-	A11 A3	A10 A2	A9 A1	A8 A0	A7 0	A6 0	A5 0	A4 0	Sensor Control	A[11:0] =7FFH[POR]
Ū	1		AJ	A2	AI	Au	0	0	Ū	Ŭ	(Write to temperature register)	
0	0	1B	0	0	0	1	1	0	1	1	Temperature	Read from temperature register.
1	1	-	A11	A10	A9	A8	A7	A <sub>6</sub>	A5	A4	Sensor	
1	1	-	A3	A2	A1	A0	0	0	0	0	Control (Read from temperature register)	
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence. The Display Update Sequence Option is located at R22h BUSY pad will output high during operation. User should not interrupt this operation to avoid corruption of panel images.
0	0	21	0	0	1	0	0	0	0	1	Display	RAM content option for Display Update
0	0	21	0 A7	0 A6		0 A4	<u>0</u> A3	0 A2	0 A1	1 A0	Display Update Control 1	RAM content option for Display Update         A[7:0] = 00h [POR]         A[7:4] Red RAM option         0000       Normal         0100       Bypass RAM content as 0         1000       Inverse RAM content         A[3:0] BW RAM option       0000         0000       Normal         0100       Bypass RAM content as 0         1000       Inverse RAM content as 0         1000       Inverse RAM content

<b>R/W</b> #	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	<b>D</b> 0	Command	Description	
0	0	22	0	0	1	0	0	0	1	0	Display	Display Update Sequence Option:	
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	Update Control 2	Enable the stage for Master Activation A[7:0]=FFh (POR)	
													Parameter (in Hex)
												Enable Clock Signal, Then Enable Analog Then DISPLAY for display mode 1 Then Disable Analog Then Disable OSC	C7
												Load LUT from OTP Enable Clock Signal, Then Load LUT for display mode 1 Then Disable OSC	91
												Load TS and then Load LUT from OTP Enable Clock Signal, Then Load TS Then Load LUT for display mode 1 Then Disable OSC	B1
													Parameter (in Hex)
												Enable Clock Signal, Then Enable Analog Then DISPLAY for display mode 2 Then Disable Analog Then Disable OSC	CF
												Load LUT from OTP Enable Clock Signal, Then Load LUT for display mode 2 Then Disable OSC	99
												Load TS and then Load LUT from OTP Enable Clock Signal, Then Load TS Then Load LUT for display mode 2 Then Disable OSC	В9
0	0	24	0	0	1	0	0	1	0	0	Write RAM(BW)	After this command, data entries will be into the RAM until another command is Address pointers will advance accordin For Write pixel: Content of Write RAM(BW)=1 For Black pixel: Content of Write RAM(BW)=0	s written. gly.
0	0	26	0	0	1	0	0	1	1	0	Write RAM(RED)	After this command, data entries will b into the RED RAM until another comm written. Address pointers will advance a For Red pixel: Content of Write RAM(RED)=1 For non-Red pixel[Black or White]: Content of Write RAM(RED)=0	and is
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCU bus will fetch data from RAM [According to parameter of Register 41 select reading RAM(BW) / RAM(RED until another command is written. Addr pointers will advance accordingly. The 1st byte of data read is dummy data	)], ess

<b>R/W</b> #	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	<b>D</b> 0	Command	Description
0	0	2B	0	0	1	0	1	0	1	1	ACVCOM	Set following values when ACVCOM is used, it will not
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	setting	affect DCVCOM
0	1	-	<b>B</b> 7	B6	<b>B</b> 5	B4	B3	B2	<b>B</b> 1	B0		A[7:0] = 04h
												B[7:0] = 63h
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM	Write VCOM register from MCU interface
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	register	A[7:0]=00h[POR]
												A[7:0] VCOM (V) A[7:0] VCOM (V)
												08h -0.2 44h -1.7
												0Bh -0.3 48h -1.8
												10h -0.4 4Bh -1.9
												14h -0.5 50h -2
												17h -0.6 54h -2.1
												1Bh -0.7 58h -2.2
												20h -0.8 5Bh -2.3
												24h -0.9 5Fh -2.4
												28h -1 64h -2.5
												2Ch -1.1 68h -2.6
												2Fh -1.2 6Ch -2.7
												34h -1.3 6Fh -2.8
												37h -1.4 73h -2.9
												3Ch -1.5 78h -3
												40h -1.6 Other NA
0	0	2D	0	0	1	0	1	1	0	1	OTP Register	Read Register stored in OTP:
0	1		A7	A6	A5	A4	A3	A2	A1	A0	Read	1. A[7:0]~ B[7:0]: VCOM Information
												2. C[7:0]~F[7:0]: Display Mode
0	1		H7	H6	H5	H4	H3	H2	H1	H0		3. G[7:0]~H[7:0]: Module ID/ Waveform Version
												[2bytes]
0	0	2E	0	0	1	0	1	1	1	0	User ID read	Read 10 Byte User ID stored in OTP:
0	1		A7	A6	A5	A4	A3	A2	A1	A0		A[7:0]]~J[7:0]: UserID (R38, Byte A and
			ž			Ť	ž	÷				Byte J) [10 bytes]
0	1		J7	J6	J5	J4	J3	J2	J <sub>1</sub>	Jo		
0	0	2F	0	0	1	0	1	0	0	1	Status Bit Read	Read IC status Bit [POR 0x21]
1	1	-	0	0	0	A4	0	0	A1	A0		A[5]: HV Ready Detection flag [POR=1]
0	1	-	0	0	0	0	A3	A2	A1	A0		0: Ready
												1: Not Ready
												A[4]: VCI Detection flag [POR=0] 0: Normal
												1: VCI lower than the Detect level
												A[3]: [POR=0]
												A[2]: Busy flag [POR=0]
												0: Normal
												1: BUSY
												A[1:0]: Chip ID [POR=01]
												Remark:
												A[5] and A[4] status are not valid after RESET, they
												need to be initiated by command 0x14 and command
												0x15 respectively.



0	32				D4	D3	D2	D1	D0	Command		scription
	32	0	0	1	1	0	0	1	0	Write LUT	Write LUT register from	MCU interface [70 bytes]
1	-	A7	A6	A5	A4	A3	A2	A1	A0	register	(excluding the analog set	ting and frame setting)
1	-	B7	B6	B5	B4	B3	B2	B1	B0			
1	-	:	:	:	:	:	:	:	:			
0	36	0	0	1	1	0	1	1	0	Program OTP	Program OTP for User II	D [R38h]
											Refer to Register 0x22 for BUSY pad will output his operation	r detail. gh during
				1	1	1			0		Write Register for User I	D
1	-	A7	A6	A5	A4	A3	A2	Al	A0	for User ID	$A[/:0]] \sim J[/:0]$ : UserID [	10 bytes]
1		17	 .16		.14	13	.12	J1	JO			
0	39	0	0	1	1	1	0	0	1	OTP program	OTP program mode	
1	-	0	0	0	0	0	0	A1	A0	mode		gramming
												to EXACTLY follow the
0	3A	0	0	1	1	1	0	1	0	Set dummy line	Set A[7:0] = 2Ch	
1	-	0			A4					1		
											$\operatorname{Set} A[3:0] = 0Ah$	
			-								Select border waveform t	For VBD
1	-	A7	A6	A5	A4	0	0	Aı	A0	Waveform		
										Control		Select VBD as
												GS Transition Define
											00[1 OK]	A[1:0]
											01	Fix Level Define A [5:4]
											10	VCOM
												HIZ
												VBD level
												VSS
												VSH1
							Ť					VSL
											11	VSH2
											A[1:0]) GS Transition s	etting for VBD
											A[1:0]	VBD Transition
											00 [POR]	LUT0
											01	LUT1
											10	LUT2
											11	LUT3
	0 0 1 1 0 1 0 1 0 1 0 1 0	1     36       0     38       1     -       1     -       0     39       1     -       0     39       1     -       0     3A       1     -       0     3B       1     -       0     3C	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $								

<b>R/W</b> #	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description		
0	0	41	0	1	0	0	0	0	1	0	Read RAM	Read RAM Option		
0	1	-	0	0	0	0	0	0	0	A0	Option	A[0]=0 [POR]		
												0 : Read RAM corresponding to 24h		
												1 : Read RAM corresponding to 26h		
0	0	44	0	1	0	0	0	1	0	0	Set RAM X -	Specify the start/end positions of the		
0	1	-	0	0	0	A4	A3	A2	A1	A0	address	window address in the X direction by an		
0	1	-	0	0	0	B4	<b>B</b> 3	B2	<b>B</b> 1	B0	Start / End	address unit		
											position	A[4:0] = 00h		
												B[4:0] = 31h		
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y-	Specify the start/end positions of the		
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	address	window address in the Y direction by an		
0	1		0	0	0	0	0	0	0	A8	Start / End	address unit		
0	1	-	<b>B</b> 7	B6	B5	B4	B3	B2	B1	B0	position	A[7:0] = 12Bh		
0	1		0	0	0	0	0	0	0	<b>B</b> 8		B[7:0] = 0000h		
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X -	Make initial settings for the RAM X address in		
0	1	-	0	0	0	A4	A3	A2	A1	A0	address	the address counter (AC) $A[4:0] = 00h$		
											counter			
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y -	Make initial settings for the RAM Y address in		
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0	address	the address counter (AC) $A[8:0] = 12Bh$		
			0	0	0	0	0	0	0	A8	counter			
0	0	74	0	1	1	1	0	1	0	0	Set Analog	A[7:0] = 54h		
0	1		$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$	Block			
											control			
0	0	7E	0	1	1	1	1	1	1	0	Set Digital	A[7:0] = 3Bh		
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	$A_4$	A <sub>3</sub>	$A_2$	Aı	A <sub>0</sub>	Block			
											control			

# 6. Optical characteristics

# 6.1 Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

T=25℃

							1-250
SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР.	MAX	UNIT	Note
R	Reflectance	White	30	35	- (	%	Note 6.1-1
Gn	2Grey Level	-	-	KS+(WS-KS)×n(m-1)	-	L*	<u> </u>
CR	Contrast Ratio	-	10	15	-		-
KS	Black State L* value		-	13	14		Note 6.1-1
	Black State a* value		-	3	5		Note 6.1-1
WS	White State L* value		63	65	-		Note 6.1-1
RS	Red State L* value	Red	25	28	-		Note 6.1-1
	Red State a* value	Red	36	40	-		Note 6.1-1
Panel's life	-	0°C~40°C		5years	-	-	Note 6.1-2
Panel	Image Update	Storage and transportation	-	Update the white screen	-	-	-
	Update Time	Operation		Suggest Updated once a day	-	-	-

WS : White state, KS : Black state, RS: Red state

Note 6.1-1 : Luminance meter : i- One Pro Spectrophotometer


Note 6.1-2:We don't guarantee 5 years pixels display quality for humidity below 45%RH or above 70%RH;

Suggest Updated once a day;



### 6.2 Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (RI) and the reflectance in a dark area (Rd):




# 6.3 Reflection Ratio

The reflection ratio is expressed as:

 $R = Reflectance Factor_{white board} \qquad x (L_{center} / L_{white board})$ 


 $L_{center}$  is the luminance measured at center in a white area (R=G =B=1).  $L_{white board}$  is the luminance of a standard white board. Both are measured with equivalent illumination source. The viewing angle shall be no more than 2 degrees.




# 7. Point and line standard

	Ship	oment Inspect	ion Standard							
	Equipm	ent: Electrical test	fixture, Point gaug	je						
Outline dimension	91.00(H)× 77.00(V) × 1.25(D)	Unit: mm	Part-A	Active area	Part-B	Border area				
<b>E</b> urine unt	Temperature	Humidity	Illuminance	Distance	Time	Angle				
Environment	19℃~25℃	55%±5%RH	800~1300Lux	300 mm	35Sec					
Defect type	Inspection method	Stan	Part-A		Part-B					
		D≤0.	.25 mm	Ignore		Ignore				
Spot	Electric Display	0.25 mm<]	D≤0.4 mm	N≤4		Ignore				
		D>0	).4 mm	Not Allow		Ignore				
Display unwork	Electric Display	Not A	Allow	Not Allow		Ignore				
Display error	Electric Display	Not A	Not Allow		Ignore					
		$L \leq 2 \text{ mm}$ ,	W $\leqslant$ 0.2 mm	Ignore		Ignore				
Scratch or line defect(include dirt)	Visual/Film card	2.0mm <l≤5.0 0.3r</l≤5.0 		N≤2		Ignore				
		$L{>}5$ mm,	W>0.3 mm	Not Allow		Ignore				
		D≤0	.2mm	Ignor	Ignore					
PS Bubble	Visual/Film card	0.2mm≤D≤0	.35mm & N≪4	N≤4	Ignore					
		D>0.:	35 mm	Not All	Ignore					
Side Fragment	$X \leq 6mm$ , $Y \leq 0.4mm$ , Do not affect the electrode circuit (Edge chipping) $X \leq 1mm$ , $Y \leq 1mm$ , Do not affect the electrode circuit( (Corner chipping) IgnoreVisual/Film cardImage: Constraint of the electrode circuit (Corner chipping) Ignore									
Der 1	1.Cannot be defect & failure cause by appearance defect;									
Remark	2.Cannot be larger size cause by appearance defect;									
	L=long W=wide D=point size N=Defects NO									







L = L1 + L2

Line Defect


Spot Defect

W=wide D=point size

www.good-display.com



# 8. Packing



# 9. Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL /EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.
- (7) For more precautions, please click on the link: https://www.good-display.com/news/80.html